High Throughput, Scalable VLSI Architecture for Block Matching Motion Estimation
- Authors
- You, J.; Lee, S.U.
- Issue Date
- 1998
- Citation
- Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, v.19, no.1, pp.39 - 50
- Journal Title
- Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
- Volume
- 19
- Number
- 1
- Start Page
- 39
- End Page
- 50
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/27770
- ISSN
- 1387-5485
- Abstract
- A VLSI architecture for the block matching motion estimation is described in this paper. The proposed architecture achieves 100% PE utilization and alleviates I/O bottleneck problem using small amount of distributed on-chip image memory. The number of processing elements is scalable according to the degree of parallel processing and throughput requirement. The overall computations are performed in pipelined manner and the data fill time for contiguous block is eliminated to increase throughput. The VLSI system implementation methodologies and the layouts are also described. Finally, the performances are evaluated and the advantages are outlined, compared to other architectures.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.