A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Junsub | - |
dc.contributor.author | Heo, Seo Weon | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.available | 2020-07-10T05:22:38Z | - |
dc.date.created | 2020-07-06 | - |
dc.date.issued | 2017-01-25 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/6170 | - |
dc.description.abstract | A new digital delay-locked loop (DLL) for DDR3/DDR4 SDRAM is presented. The proposed digital DLL employs a new noisetolerant triple (MSB-interval + binary + sequential) search algorithm for implementing a harmonic-free, fast-locking capability while retaining low jitter, low power performance, and a wide operating frequency range. The proposed DLL with duty-cycle correction is designed using a 38-nm CMOS process and occupies an active area of just 0.02mm(2). The DLL operates over a frequency range of 0.3-2.0 GHz and achieves a peak-to-peak jitter of 7.78 ps and dissipates 3.48mW from a 1.1V supply at 1 GHz. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | DELAY-LOCKED LOOP | - |
dc.title | A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Heo, Seo Weon | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1587/elex.13.20161020 | - |
dc.identifier.scopusid | 2-s2.0-85011067751 | - |
dc.identifier.wosid | 000397228400005 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.14, no.2 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 14 | - |
dc.citation.number | 2 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DELAY-LOCKED LOOP | - |
dc.subject.keywordAuthor | delay-locked loop | - |
dc.subject.keywordAuthor | DDR3 | - |
dc.subject.keywordAuthor | DDR4 | - |
dc.subject.keywordAuthor | SDRAM | - |
dc.subject.keywordAuthor | harmonic-free | - |
dc.subject.keywordAuthor | DLL | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.