An Area-Efficient Multi-Phase Fractional-Ratio Clock Frequency Multiplier
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Sangwoo | - |
dc.contributor.author | Lim, Jongtae | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.available | 2020-07-10T06:13:57Z | - |
dc.date.created | 2020-07-06 | - |
dc.date.issued | 2016-02 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/8166 | - |
dc.description.abstract | A new area-efficient multi-phase clock frequency multiplier is presented. The proposed fractional-ratio frequency multiplying DLL (FFMDLL) is implemented in a 65 nm CMOS process and occupies an active area of just 0.01 mm(2). The proposed FFMDLL provides 8-phase output clocks and achieves a frequency range of 0.6-1.0 GHz with programmable multiplication ratios of N/M, where N = 4, 5, 8, 10 and M = 1, 2, 3. It achieves an effective peak-to-peak jitter of 5 ps and dissipates 3.4 mW from a 1.0 V supply at 1 GHz. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEK PUBLICATION CENTER | - |
dc.subject | DLL | - |
dc.title | An Area-Efficient Multi-Phase Fractional-Ratio Clock Frequency Multiplier | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Lim, Jongtae | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.5573/JSTS.2016.16.1.143 | - |
dc.identifier.scopusid | 2-s2.0-84960108603 | - |
dc.identifier.wosid | 000373389900015 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.16, no.1, pp.143 - 146 | - |
dc.relation.isPartOf | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 16 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 143 | - |
dc.citation.endPage | 146 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART002082258 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | DLL | - |
dc.subject.keywordAuthor | DLL | - |
dc.subject.keywordAuthor | multiplying DLL | - |
dc.subject.keywordAuthor | MDLL | - |
dc.subject.keywordAuthor | frequency multiplier | - |
dc.subject.keywordAuthor | clock multiplier | - |
dc.subject.keywordAuthor | multi-phase clock | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.