A 10-bit 10-MS/s single-ended asynchronous SAR ADC with CDAC boosting common-mode voltage and controlling input voltage range
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Son, Jisu | - |
dc.contributor.author | Jang, Young-Chan | - |
dc.date.available | 2020-04-24T09:24:49Z | - |
dc.date.created | 2020-03-31 | - |
dc.date.issued | 2019-11-25 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/128 | - |
dc.description.abstract | A capacitor digital-to-analog converter (CDAC), which boosts the common-mode voltage and controls the input voltage rang, is proposed to improve the dynamic range and linearity of a single-ended successive approximation register (SAR) analog-to-digital converter (ADC). The 10-bit 10-MS/s single-ended asynchronous SAR ADC using the proposed CDAC is implemented by using a 180-nm CMOS process with a supply voltage of 1.8V. Its active area and power consumption are 0.207 mm(2) and 2.29 mW, respectively. The measured DNL and INL are +0.93/-0.51 LSBs and +0.61/-0.81 LSBs, respectively. The measured ENOB is 9.04 bits for the analog input signal with Nyquist frequency. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | CAPACITOR-SWITCHING SCHEME | - |
dc.subject | LOW-ENERGY | - |
dc.subject | CMOS | - |
dc.subject | KS/S | - |
dc.title | A 10-bit 10-MS/s single-ended asynchronous SAR ADC with CDAC boosting common-mode voltage and controlling input voltage range | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Jang, Young-Chan | - |
dc.identifier.doi | 10.1587/elex.16.20190597 | - |
dc.identifier.scopusid | 2-s2.0-85076312454 | - |
dc.identifier.wosid | 000501858200005 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.16, no.22 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 16 | - |
dc.citation.number | 22 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | CAPACITOR-SWITCHING SCHEME | - |
dc.subject.keywordPlus | LOW-ENERGY | - |
dc.subject.keywordPlus | CMOS | - |
dc.subject.keywordPlus | KS/S | - |
dc.subject.keywordAuthor | successive approximation register | - |
dc.subject.keywordAuthor | analog-to-digital converter | - |
dc.subject.keywordAuthor | capacitor digital-to-analog converter | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
350-27, Gumi-daero, Gumi-si, Gyeongsangbuk-do, Republic of Korea (39253)054-478-7170
COPYRIGHT 2020 Kumoh University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.