A 1.8 V 0.18-μm 1 GHz CMOS Fast-Lock Phase-Locked Loop using a Frequency-to-Digital Converter
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 이광훈 | - |
dc.contributor.author | 장영찬 | - |
dc.date.available | 2020-04-24T13:25:25Z | - |
dc.date.created | 2020-03-31 | - |
dc.date.issued | 2012 | - |
dc.identifier.issn | 2234-8255 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/2671 | - |
dc.description.abstract | A 1 GHz CMOS fast-lock phase-locked loop (PLL) is proposed to support the quick wake-up time of mobile consumer electronic devices. The proposed fast-lock PLL consists of a conventional charge-pump PLL, a frequency-to-digital converter (FDC) to measure the frequency of the input reference clock, and a digital-to-analog converter (DAC) to generate the initial control voltage of a voltage-controlled oscillator (VCO). The initial control voltage of the VCO is driven toward a reference voltage that is determined by the frequency of the input reference clock in the initial mode. For the speedy measurement of the frequency of the reference clock, an FDC with a parallel architecture is proposed, and its architecture is similar to that of a flash analog-to-digital converter. In addition, the frequency-to-voltage converter used in the FDC is designed simply by utilizing current integrators. The circuits for the proposed fast-lock scheme are disabled in the normal operation mode except in the initial mode to reduce the power consumption. The proposed PLL was fabricated by using a 0.18-μm 1-poly 6-metal complementary metal-oxide semiconductor (CMOS) process with a 1.8 V supply. This PLL multiplies the frequency of the reference clock by 10 and generates the four-phase clock. The simulation results show a reduction of up to 40% in the worst-case PLL lock time over the device operating conditions. The root-mean-square (rms) jitter of the proposed PLL was measured as 2.94 ps at 1 GHz. The area and power consumption of the implemented PLL are 400 × 450 μm2 and 6 mW, respectively. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | 한국정보통신학회 | - |
dc.title | A 1.8 V 0.18-μm 1 GHz CMOS Fast-Lock Phase-Locked Loop using a Frequency-to-Digital Converter | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | 장영찬 | - |
dc.identifier.doi | 10.6109/jicce.2012.10.2.187 | - |
dc.identifier.bibliographicCitation | Journal of Information and Communication Convergence Engineering, v.10, no.2, pp.187 - 193 | - |
dc.citation.title | Journal of Information and Communication Convergence Engineering | - |
dc.citation.volume | 10 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 187 | - |
dc.citation.endPage | 193 | - |
dc.type.rims | ART | - |
dc.identifier.kciid | ART001679561 | - |
dc.description.journalClass | 2 | - |
dc.subject.keywordAuthor | Fast-lock | - |
dc.subject.keywordAuthor | Phase-locked loop | - |
dc.subject.keywordAuthor | Frequency-to-digital converter | - |
dc.subject.keywordAuthor | Current integrator | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
350-27, Gumi-daero, Gumi-si, Gyeongsangbuk-do, Republic of Korea (39253)054-478-7170
COPYRIGHT 2020 Kumoh University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.