An unmatched source synchronous I/O link for jitter reduction in a multi-phase clock system
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jang, Young-Chan | - |
dc.date.available | 2020-04-24T13:25:46Z | - |
dc.date.created | 2020-03-31 | - |
dc.date.issued | 2010-06-10 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/2773 | - |
dc.description.abstract | An unmatched source synchronous I/O link is proposed to reduce the time jitter of the sampling clocks for a receiver (RX) in a chip-to-chip interface system using a multi-phase clock. The proposed I/O link is initialized by two consecutive phase lock processes to optimize the RX sampling clocks. In the coarse lock process, the phase of the transmitted clock for a source synchronous I/O link is controlled by the resolution of the unit internal in the transmitter (TX) chip. The feedback path from the RX chip to the TX chip for the coarse lock information is merged into the normal path. The fine lock process is executed by a phase interpolator in the RX chip. The proposed I/O link reduces the latency and time jitter of RX sampling clocks by achieving the coarse lock process in the TX chip. To verify the proposed I/O link, a transceiver for a source synchronous I/O link clock with a quad data rate scheme was designed by using a 70 nm DRAM process with a 1.5 V supply. The proposed I/O link reduced the maximum jitter noise value by 42.4% in comparison to the jitter noise of a conventional multi-phase clock scheme. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | An unmatched source synchronous I/O link for jitter reduction in a multi-phase clock system | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Jang, Young-Chan | - |
dc.identifier.doi | 10.1587/elex.7.797 | - |
dc.identifier.scopusid | 2-s2.0-77954291947 | - |
dc.identifier.wosid | 000279346800009 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.7, no.11, pp.797 - 803 | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 7 | - |
dc.citation.number | 11 | - |
dc.citation.startPage | 797 | - |
dc.citation.endPage | 803 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.subject.keywordAuthor | source synchronous I/O link | - |
dc.subject.keywordAuthor | multi-phase clock | - |
dc.subject.keywordAuthor | transceiver | - |
dc.subject.keywordAuthor | phase interpolator | - |
dc.subject.keywordAuthor | quad data rate | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
350-27, Gumi-daero, Gumi-si, Gyeongsangbuk-do, Republic of Korea (39253)054-478-7170
COPYRIGHT 2020 Kumoh University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.