A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jang, Young-Chan | - |
dc.date.available | 2020-04-24T13:25:48Z | - |
dc.date.created | 2020-03-31 | - |
dc.date.issued | 2010-02-10 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/2784 | - |
dc.description.abstract | A digital phase corrector is proposed to reduce the time jitter noise in a high speed parallel chip-to-chip interface system with a quad data rate (QDR) input/output (I/O) scheme. The proposed digital phase corrector for the 4-phase clock utilizes only one duty cycle detector by using a digitally controlled phase correction method and multiplexing function of transmitter for a QDR I/O scheme. Also, it reduces the static phase error generated in the transmitter, because of the inclusion of a replica of the transmitter in the feedback loop. To verify the proposed digital phase correction scheme, a digital phase corrector for the QDR I/O scheme with a 1.25GHz 4-phase clock was designed by using a 70 nm 3-metal CMOS process with a 1.35V supply. The current consumption and phase correction range were 2.73mA and +/- 8%, respectively. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | DRAM | - |
dc.title | A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Jang, Young-Chan | - |
dc.identifier.doi | 10.1587/elex.7.146 | - |
dc.identifier.scopusid | 2-s2.0-76749111226 | - |
dc.identifier.wosid | 000274698900006 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.7, no.3, pp.146 - 152 | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 7 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 146 | - |
dc.citation.endPage | 152 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.subject.keywordPlus | DRAM | - |
dc.subject.keywordAuthor | phase corrector | - |
dc.subject.keywordAuthor | transmitter | - |
dc.subject.keywordAuthor | QDR I/O | - |
dc.subject.keywordAuthor | duty cycle detector | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
350-27, Gumi-daero, Gumi-si, Gyeongsangbuk-do, Republic of Korea (39253)054-478-7170
COPYRIGHT 2020 Kumoh University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.