BER Measurement of a 5.8-Gb/s/pin Unidirectional Differential I/O for DRAM Application With DIMM Channel
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jang, Young-Chan | - |
dc.contributor.author | Chung, Hoeju | - |
dc.contributor.author | Choi, Youngdon | - |
dc.contributor.author | Park, Hwanwook | - |
dc.contributor.author | Kim, Jaekwan | - |
dc.contributor.author | Lim, Soouk | - |
dc.contributor.author | Sunwoo, Jung | - |
dc.contributor.author | Park, Moon-Sook | - |
dc.contributor.author | Kim, Hyung-Seuk | - |
dc.contributor.author | Kim, Sang-Yun | - |
dc.contributor.author | Lee, Yun-Sang | - |
dc.contributor.author | Kim, Woo-Seop | - |
dc.contributor.author | Lee, Jung-Bae | - |
dc.contributor.author | Yoo, Jeihwan | - |
dc.contributor.author | Kim, Changhyun | - |
dc.date.available | 2020-04-24T13:25:58Z | - |
dc.date.created | 2020-03-31 | - |
dc.date.issued | 2009-11 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/2831 | - |
dc.description.abstract | A 1-Gbit DRAM with 5.8-Gb/s/pin unidirectional differential I/Os was implemented by 70 nm DRAM process and a main memory module with dual in-line memory module was assembled. The implemented DRAM chips have control methods for core noise injection and a cyclic redundancy check (CRC) generator for outer-data inner-command architecture. Measurements for bit error rate and jitter performance of the transmitter was performed on an electrical test board which emulates the real memory system's environment. Also, the effect on power noise was analyzed from the DRAM chips with three class values of power decoupling capacitance for the peripheral part. The results show that no additional coding for the differential I/O protection in DRAM, like CRC, is required up to 5.8-Gb/s/pin operation. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | DDR3 SDRAM | - |
dc.subject | SCHEME | - |
dc.title | BER Measurement of a 5.8-Gb/s/pin Unidirectional Differential I/O for DRAM Application With DIMM Channel | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Jang, Young-Chan | - |
dc.identifier.doi | 10.1109/JSSC.2009.2028948 | - |
dc.identifier.scopusid | 2-s2.0-70449473283 | - |
dc.identifier.wosid | 000271488900013 | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.44, no.11, pp.2987 - 2998 | - |
dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.volume | 44 | - |
dc.citation.number | 11 | - |
dc.citation.startPage | 2987 | - |
dc.citation.endPage | 2998 | - |
dc.type.rims | ART | - |
dc.type.docType | Article; Proceedings Paper | - |
dc.description.journalClass | 1 | - |
dc.subject.keywordPlus | DDR3 SDRAM | - |
dc.subject.keywordPlus | SCHEME | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | unidirectional differential I/O | - |
dc.subject.keywordAuthor | memory interface | - |
dc.subject.keywordAuthor | bit error rate (BER) | - |
dc.subject.keywordAuthor | cyclic redundancy check (CRC) | - |
dc.subject.keywordAuthor | dual in-line memory module (DIMM) | - |
dc.subject.keywordAuthor | outer-data inner-command (ODIC) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
350-27, Gumi-daero, Gumi-si, Gyeongsangbuk-do, Republic of Korea (39253)054-478-7170
COPYRIGHT 2020 Kumoh University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.