Gate Architecture Effects on the Gate Leakage Characteristics of GaN Wrap-gate Nanowire Transistors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Mallem, Siva Pratap Reddy | - |
dc.contributor.author | Im, Ki-Sik | - |
dc.contributor.author | Thingujam, Terirama | - |
dc.contributor.author | Lee, Jung-Hee | - |
dc.contributor.author | Caulmilone, Raphael | - |
dc.contributor.author | Cristoloveanu, Sorin | - |
dc.date.accessioned | 2024-02-27T16:31:57Z | - |
dc.date.available | 2024-02-27T16:31:57Z | - |
dc.date.issued | 2020-09 | - |
dc.identifier.issn | 1738-8090 | - |
dc.identifier.issn | 2093-6788 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/28339 | - |
dc.description.abstract | Gate leakage current in lateral GaN wrap-gate nanowire transistors (WG-NWT) was investigated using current density-voltage (J(g)-V-g) characteristics at room temperature. We found that the gate leakage current is strongly dependent on the top corner angle of the gate architecture. This leakage current was characterized by considering hopping (Poole-Frenkel emission) and trap-assisted thermionic emission mechanisms. Despite its smaller gate area, the gate leakage current of the lateral GaN WG-NWT without a 2DEG channel was higher than that of the device with a 2DEG channel for all applied gate biases. The reason for this is that the lateral GaN WG-NWT without 2DEG channel has a triangular cross-section with a sharp top corner angle resulting in a strong electric field due to geometrical field enhancement. | - |
dc.format.extent | 8 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | KOREAN INST METALS MATERIALS | - |
dc.title | Gate Architecture Effects on the Gate Leakage Characteristics of GaN Wrap-gate Nanowire Transistors | - |
dc.type | Article | - |
dc.publisher.location | 대한민국 | - |
dc.identifier.doi | 10.1007/s13391-020-00229-w | - |
dc.identifier.wosid | 000543009600002 | - |
dc.identifier.bibliographicCitation | ELECTRONIC MATERIALS LETTERS, v.16, no.5, pp 433 - 440 | - |
dc.citation.title | ELECTRONIC MATERIALS LETTERS | - |
dc.citation.volume | 16 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 433 | - |
dc.citation.endPage | 440 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.subject.keywordPlus | ALGAN/GAN | - |
dc.subject.keywordAuthor | GaNOI | - |
dc.subject.keywordAuthor | Nanowire | - |
dc.subject.keywordAuthor | Wrap-gate transistor | - |
dc.subject.keywordAuthor | Triangular | - |
dc.subject.keywordAuthor | trapezoidal architectures | - |
dc.subject.keywordAuthor | Corner angle | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
350-27, Gumi-daero, Gumi-si, Gyeongsangbuk-do, Republic of Korea (39253)054-478-7170
COPYRIGHT 2020 Kumoh University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.