EVOLUTION OF DIGITALLY CONTROLLED OSCILLATORS
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jalil, Jubayer | - |
dc.contributor.author | Reaz, Mamun Bin Ibne | - |
dc.contributor.author | Mahalingam, Savisha | - |
dc.contributor.author | Abidin, Syarizal Bin Zainal | - |
dc.contributor.author | Chang, Tae Gyu | - |
dc.date.available | 2019-03-08T21:38:47Z | - |
dc.date.issued | 2014-08 | - |
dc.identifier.issn | 1330-3651 | - |
dc.identifier.issn | 1848-6339 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/11991 | - |
dc.description.abstract | Current trend of using digital or all-digital phase-locked loops (PLLs) in various communication devices introduces the usage of digitally controlled oscillator (DCO). This review paper discusses the evolution of DCOs in modern electronic devices as well as their performances in local oscillators. Even though the DCO implementation is preferable to its analog counterpart, improvements are still going on to get high performances in terms of power consumption, speed, chip area, frequency range, supply voltage, portability and resolution. This paper mainly describes the evolution of DCO, how it turns from a conventional VCO to DCO for deep-submicrometer CMOS process. The focus is to analyse and track the advances in DCO base on its performance level. | - |
dc.format.extent | 6 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | UNIV OSIJEK, TECH FAC | - |
dc.title | EVOLUTION OF DIGITALLY CONTROLLED OSCILLATORS | - |
dc.type | Article | - |
dc.identifier.bibliographicCitation | TEHNICKI VJESNIK-TECHNICAL GAZETTE, v.21, no.4, pp 897 - 902 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000341262900026 | - |
dc.identifier.scopusid | 2-s2.0-84906347931 | - |
dc.citation.endPage | 902 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 897 | - |
dc.citation.title | TEHNICKI VJESNIK-TECHNICAL GAZETTE | - |
dc.citation.volume | 21 | - |
dc.type.docType | Article | - |
dc.publisher.location | 크로아티아 | - |
dc.subject.keywordAuthor | All-Digital PLL (ADPLL) | - |
dc.subject.keywordAuthor | Complementary Metal Oxide Semiconductor (CMOS) | - |
dc.subject.keywordAuthor | Digitally Controlled Oscillator (DCO) | - |
dc.subject.keywordAuthor | Digital PLL (DPLL) | - |
dc.subject.keywordPlus | PHASE-LOCKED LOOP | - |
dc.subject.keywordPlus | CMOS PROCESS | - |
dc.subject.keywordPlus | FREQUENCY-SYNTHESIZER | - |
dc.subject.keywordPlus | WIRELESS APPLICATIONS | - |
dc.subject.keywordPlus | SOC APPLICATIONS | - |
dc.subject.keywordPlus | RECEIVER | - |
dc.subject.keywordPlus | GHZ | - |
dc.subject.keywordPlus | PLL | - |
dc.subject.keywordPlus | DCO | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Multidisciplinary | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.