Pipelined phase accumulator using sequential FCW loading scheme for DDFSs
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jung, Y.-H. | - |
dc.contributor.author | Yoo, T. | - |
dc.contributor.author | Cho, S.-J. | - |
dc.contributor.author | Baek, K.-H. | - |
dc.date.available | 2019-03-09T02:55:34Z | - |
dc.date.issued | 2012-08 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.issn | 1350-911X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/15188 | - |
dc.description.abstract | Presented is a low-power small-area pipelined phase accumulator (PACC) for direct digital frequency synthesisers (DDFSs). To minimise the number of pre-skewing flip-flops, the proposed scheme sequentially loads Frequency Control Word (FCW) input data directly to the corresponding unit accumulators without through series of flip-flops, thus reducing the power consumption as well as the chip area compared to previously reported PACCs. A 24-bit PACC using the proposed scheme is fabricated in a 0.13 mm CMOS process with built-in phase-to-amplitude mapping circuitry and a D/A converter for measurements of the PACC performance. Experimental results show that the proposed architecture reduces power consumption by 21 and 34% compared to CML-based and static CMOS-based conventional PACC designs, respectively. | - |
dc.format.extent | 2 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Pipelined phase accumulator using sequential FCW loading scheme for DDFSs | - |
dc.type | Article | - |
dc.identifier.doi | 10.1049/el.2012.1342 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.48, no.17, pp 1044 - 1045 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000308404400008 | - |
dc.identifier.scopusid | 2-s2.0-84865246455 | - |
dc.citation.endPage | 1045 | - |
dc.citation.number | 17 | - |
dc.citation.startPage | 1044 | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 48 | - |
dc.type.docType | Article | - |
dc.publisher.location | 영국 | - |
dc.subject.keywordPlus | DIGITAL FREQUENCY-SYNTHESIZER | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | sci | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.