두 배의 Rail-to-Rail 입력 범위를 갖는 NTV SAR ADC
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 조용준 | - |
dc.contributor.author | 성기호 | - |
dc.contributor.author | 서인식 | - |
dc.contributor.author | 백광현 | - |
dc.date.available | 2019-05-28T09:32:23Z | - |
dc.date.issued | 2018 | - |
dc.identifier.issn | 1226-7244 | - |
dc.identifier.issn | 2288-243X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/18763 | - |
dc.description.abstract | 본 논문은 두 배의 rail-to-rail 입력 전압 범위를 갖는 저-전력 0.6-V 10-bit 200-kS/s successive approximation register(SAR) analog-to-digital converter(ADC)를 제안한다. 제안된 near-threshold voltage(NTV)의 전원 전압을 갖는 회로는, 본질적인 입력 신호 전력 부족을 두 배의 rail-to-rail 입력 전압 범위를 구현함으로써 극복하였다. 이 회로는 일반적인 NTV회로에 비해 4배의 입력 신호 전력을 갖게 되고, 그로써 SAR ADC의 신호 대 잡음비(signal-to-noise ratio, SNR)를 개선했다. 제안된 ADC는 65-nm CMOS 공정을 이용하여 제작되었다. 0.6-V 전원 전압과 2.4-Vpp(차동쌍)의 입력 전압, 200-kS/s에서 ADC의 SNDR은 59.87 dB이며 전력 소모는 364.5-nW이다. ADC 코어가 차지하는 면적은 84×100㎛^2이다. | - |
dc.description.abstract | This paper presents a low-power 0.6-V 10-bit 200-kS/s double rail-to-rail successive approximation register (SAR)analog-to-digital converter (ADC). The proposed scheme allows input signal with 4 times power which is compared withconventional one by applying proposed rail-to-rail scheme, and that improves signal-to-noise ratio(SNR) of NTV SAR ADCs. The prototype was designed using 65-nm CMOS technology. At a 0.6-V supply and 2.4-Vpp(differential) and 200-kS/s, theADC achieves an SNDR of 59.87 dB and consumes 364.5-nW. The ADC core occupies an active area of only 84×100㎛^2. | - |
dc.format.extent | 4 | - |
dc.publisher | 한국전기전자학회 | - |
dc.title | 두 배의 Rail-to-Rail 입력 범위를 갖는 NTV SAR ADC | - |
dc.title.alternative | Double Rail-to-Rail NTV SAR ADC | - |
dc.type | Article | - |
dc.identifier.doi | 10.7471/ikeee.2018.22.4.1218 | - |
dc.identifier.bibliographicCitation | 전기전자학회논문지, v.22, no.4, pp 1218 - 1221 | - |
dc.identifier.kciid | ART002424820 | - |
dc.description.isOpenAccess | Y | - |
dc.citation.endPage | 1221 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 1218 | - |
dc.citation.title | 전기전자학회논문지 | - |
dc.citation.volume | 22 | - |
dc.publisher.location | 대한민국 | - |
dc.subject.keywordAuthor | Analog-to-digital converter | - |
dc.subject.keywordAuthor | energy efficient | - |
dc.subject.keywordAuthor | low-power | - |
dc.subject.keywordAuthor | successive approximation register | - |
dc.subject.keywordAuthor | double rail-to-rail | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.