Speculative branch folding for pipelined processors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, SH | - |
dc.contributor.author | Yu, S | - |
dc.contributor.author | Cho, JW | - |
dc.date.available | 2019-05-30T07:39:06Z | - |
dc.date.issued | 2005-05 | - |
dc.identifier.issn | 0916-8532 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/24621 | - |
dc.description.abstract | This paper proposes an effective branch folding technique which combines branch instructions with predicted instructions. This technique can be implemented using an instruction queue, which buffers prefetched instructions. Most of the instructions in the instruction queue are forwarded to the execution unit in sequence. Branch instructions, however, are combined with predicted instructions in the instruction queue and these folded instructions are forwarded to the execution unit. Miss-prediction can be recovered by flushing folded instructions without processor state recovery and by restarting from the other path. Simulation and implementation results show that both performance and power consumption are significantly improved with little additional hardware cost. | - |
dc.format.extent | 3 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | Speculative branch folding for pipelined processors | - |
dc.type | Article | - |
dc.identifier.doi | 10.1093/ietisy/e88-d.5.1064 | - |
dc.identifier.bibliographicCitation | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E88D, no.5, pp 1064 - 1066 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000229253200036 | - |
dc.identifier.scopusid | 2-s2.0-24144461265 | - |
dc.citation.endPage | 1066 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 1064 | - |
dc.citation.title | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | - |
dc.citation.volume | E88D | - |
dc.type.docType | Article | - |
dc.publisher.location | 일본 | - |
dc.subject.keywordAuthor | branch folding | - |
dc.subject.keywordAuthor | speculative | - |
dc.subject.keywordAuthor | embedded processor | - |
dc.subject.keywordAuthor | pipeline | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.