3D 패키지용 관통 전극 형성에 관한 연구
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김대곤 | - |
dc.contributor.author | 김종웅 | - |
dc.contributor.author | 정재필 | - |
dc.contributor.author | 정승부 | - |
dc.contributor.author | 신영의 | - |
dc.contributor.author | 문정훈 | - |
dc.contributor.author | 하상수 | - |
dc.date.available | 2019-07-18T03:07:07Z | - |
dc.date.issued | 2006 | - |
dc.identifier.issn | 2466-2232 | - |
dc.identifier.issn | 2466-2100 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/29173 | - |
dc.description.abstract | The 3-dimensional (3D) chip stacking technology is a leading technology to realize a high density and high performance system in package (SiP). There are several kinds of methods for chip stacking, but the stacking and interconnection through Cu filled through-hole via is considered to be one of the most advanced stacking technologies. Therefore, we studied the optimum process of through-hole via formation and Cu filling process for Si wafer stacking. Through-hole via was formed with DRIE (Deep Reactive Ion Etching) and Cu filling was realized with the electroplating method. The optimized conditions for the via formation were RF coil power of 200 W, etch/passivation cycle time of 6.5 : 6 s and SF6 : C4F8 gas flow rate of 260 : 100 sccm. The reverse pulsed current of 1.5 A/dm2 was the most favorable condition for the Cu electroplating in the via. The Cu filled Si wafer was chemically and mechanically polished (CMP) for the following flip chip bumping technology. | - |
dc.format.extent | 7 | - |
dc.publisher | 대한용접접합학회 | - |
dc.title | 3D 패키지용 관통 전극 형성에 관한 연구 | - |
dc.title.alternative | Fabrication of Through-hole Interconnet in Si Wafe for 3D Package | - |
dc.type | Article | - |
dc.identifier.bibliographicCitation | 대한용접접합학회지, v.24, no.2, pp 64 - 70 | - |
dc.identifier.kciid | ART001101814 | - |
dc.description.isOpenAccess | N | - |
dc.citation.endPage | 70 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 64 | - |
dc.citation.title | 대한용접접합학회지 | - |
dc.citation.volume | 24 | - |
dc.subject.keywordAuthor | Si chip stacking | - |
dc.subject.keywordAuthor | 3D package | - |
dc.subject.keywordAuthor | SiP | - |
dc.subject.keywordAuthor | Through hole | - |
dc.subject.keywordAuthor | Cu filling | - |
dc.subject.keywordAuthor | Flip chip | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.