Ontology-based decision support system for semiconductors EDS testing by wafer defect classification
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jung, Jason J. | - |
dc.date.available | 2020-03-27T07:54:29Z | - |
dc.date.issued | 2011-06 | - |
dc.identifier.issn | 0957-4174 | - |
dc.identifier.issn | 1873-6793 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/37750 | - |
dc.description.abstract | Wafer failures have be analyzed and managed to improve the performance of semiconductor EDS testing. Thereby, in this paper, we propose an ontology-based decision support system to predict which defects may happen in a given condition by classifying previous wafer failure patterns. Especially, ontologies are exploited to represent and maintain (i.e., classify) those wafer failures, so that heterogeneity problem among multiple end users (e.g., in the clean room) can be dealt with. More importantly, this ontology-based scheme can build a system entity structure (SES) that contains knowledge of decomposition, taxonomy, and coupling relationships of a system necessary to direct model synthesis. Also, given a certain wafer failure, the SES can be reduced into a substructure, called PES, by removing irrelevant entities. Consequently, this system can support the end users to efficiently evaluate and monitor semiconductor data by (i) analyzing failures to find out the corresponding causes and (ii) managing historical data resulting into such failures. Therefore, this study contributes to the increase in product quality and wafer yield. (c) 2010 Elsevier Ltd. All rights reserved. | - |
dc.format.extent | 5 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | PERGAMON-ELSEVIER SCIENCE LTD | - |
dc.title | Ontology-based decision support system for semiconductors EDS testing by wafer defect classification | - |
dc.type | Article | - |
dc.identifier.doi | 10.1016/j.eswa.2010.12.081 | - |
dc.identifier.bibliographicCitation | EXPERT SYSTEMS WITH APPLICATIONS, v.38, no.6, pp 7425 - 7429 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000288343900117 | - |
dc.identifier.scopusid | 2-s2.0-79951580794 | - |
dc.citation.endPage | 7429 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | 7425 | - |
dc.citation.title | EXPERT SYSTEMS WITH APPLICATIONS | - |
dc.citation.volume | 38 | - |
dc.type.docType | Article | - |
dc.publisher.location | 영국 | - |
dc.subject.keywordAuthor | Ontology | - |
dc.subject.keywordAuthor | Semiconductor | - |
dc.subject.keywordAuthor | System entity structure | - |
dc.subject.keywordAuthor | Electrical die sorting | - |
dc.subject.keywordAuthor | Fail bit map data | - |
dc.subject.keywordAuthor | Pruning | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Operations Research & Management Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Artificial Intelligence | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Operations Research & Management Science | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.