IIP2-improved Frontend Receiver using a Mismatch Compensation LNA
- Authors
- Lee, Jae-Kyung; Baek, Donghyun; Kim, Young-Jin
- Issue Date
- Oct-2017
- Publisher
- IEEK PUBLICATION CENTER
- Keywords
- Terms-CMOS; IIP2; LNA; mismatch compensation; frontend receiver; RFIC
- Citation
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.17, no.5, pp 603 - 610
- Pages
- 8
- Journal Title
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
- Volume
- 17
- Number
- 5
- Start Page
- 603
- End Page
- 610
- URI
- https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/3902
- DOI
- 10.5573/JSTS.2017.17.4.603
- ISSN
- 1598-1657
2233-4866
- Abstract
- In this letter, a second-order intercept point (IIP2) improved frontend receiver by compensating the differential mismatches is proposed. The mismatch compensation at the LNA makes the relative variation of the IIP2 to be less sensitive to the channel frequency and differential mismatch from the external components. The frontend receiver achieves an IIP2 of >56 dBm for all frequency bands without calibration. The IIP2 calibrator is designed with a digitally-tunable resistor, which increases the IIP2 of >68 dBm and reduces IIP2 variation of <10 dB. The proposed frontend receiver has a gain of >38 dB and NF of <3.6 dB with current consumption of 24 mA from a 1.8-V supply. The frontend receiver is fabricated using a 130-nm CMOS.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of ICT Engineering > School of Electrical and Electronics Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/3902)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.