A low-jitter BMCDR for half-rate PON systems
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Dong-Hyun | - |
dc.contributor.author | Hong, Yohan | - |
dc.contributor.author | Jung, Jae-Hun | - |
dc.contributor.author | Jo, Youngkwon | - |
dc.contributor.author | Baek, Kwang-Hyun | - |
dc.date.available | 2019-03-08T09:38:32Z | - |
dc.date.issued | 2017-01 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/4915 | - |
dc.description.abstract | This letter presents a 2.5 Gb/s half-rate burst-mode clock and data recovery (BMCDR) with enhanced jitter performance. Compared to conventional half-rate BMCDRs, the proposed work uses a single loop gated voltage controlled oscillator (GVCO) to minimize the timing mismatch. And the GVCO has only one gated delay cell to improve jitter performances. In addition, a tri-state phase detector for digital frequency calibration is also proposed in this letter to further reduce jitter caused by the frequency offset between the input data and the GVCO free running clock. The fabricated chip in a 110 nm CMOS technology occupies the area of 0.08 mm(2). The proposed BMCDR consumes 29 mW with the measured peak to peak jitter of 17.8 ps(p-p) (0.022 UIp-p). | - |
dc.format.extent | 7 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | A low-jitter BMCDR for half-rate PON systems | - |
dc.type | Article | - |
dc.identifier.doi | 10.1587/elex.13.20161045 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.14, no.1, pp 1 - 7 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000396521200004 | - |
dc.identifier.scopusid | 2-s2.0-85009445659 | - |
dc.citation.endPage | 7 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 1 | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 14 | - |
dc.type.docType | Article | - |
dc.publisher.location | 일본 | - |
dc.subject.keywordAuthor | burst-mode clock and data recovery | - |
dc.subject.keywordAuthor | gated voltage controlled oscillator | - |
dc.subject.keywordAuthor | low jitter | - |
dc.subject.keywordAuthor | half-rate | - |
dc.subject.keywordAuthor | digital frequency calibration | - |
dc.subject.keywordPlus | CDR CIRCUIT | - |
dc.subject.keywordPlus | TECHNOLOGY | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.