Developing a Multicore Platform Utilizing Open RISC-V Cores
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jang, Hyeonguk | - |
dc.contributor.author | Han, Kyuseung | - |
dc.contributor.author | Lee, Sukho | - |
dc.contributor.author | Lee, Jae-Jin | - |
dc.contributor.author | Lee, Seung-Yeong | - |
dc.contributor.author | Lee, Jae-Hyoung | - |
dc.contributor.author | Lee, Woojoo | - |
dc.date.accessioned | 2023-03-08T11:59:31Z | - |
dc.date.available | 2023-03-08T11:59:31Z | - |
dc.date.issued | 2021-08 | - |
dc.identifier.issn | 2169-3536 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/62836 | - |
dc.description.abstract | RISC-V has been experiencing explosive growth since its first appearance in 2011. Dozens of free and open cores developed based on this instruction set architecture have been released, and RISC-V based devices optimized for specific applications such as the IoT and wearables, embedded systems, AI, and virtual, augmented reality are emerging. As the RISC-V cores are being used in various fields, the demand for multicore platforms composed of RISC-V cores is also rapidly increasing. Although there are various RISC-V cores developed for each specific application, and it seems possible to pick them up to create the most optimized multicore for the target application, unfortunately it is very difficult to realize this in reality. This is mainly because most open cores are released in the form of a single core without cache coherence logic, which requires expensive design effort and development costs to address it. To tackle this issue, this paper proposes a method to solve the cache coherence problem without additional effort from the developer and to maximize the performance of the multicore composed of the RISC-V core selected by the developer. Along with a description of the sophisticated operating mechanisms of the proposed method, this paper details the architecture and hardware implementation of the proposed method. Experiments conducted through the prototype development of a RISC-V multicore platform involving the proposed architecture and development of an application running on the platform demonstrate the effectiveness of the proposed method. | - |
dc.format.extent | 14 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Developing a Multicore Platform Utilizing Open RISC-V Cores | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/ACCESS.2021.3108475 | - |
dc.identifier.bibliographicCitation | IEEE ACCESS, v.9, pp 120010 - 120023 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000692884900001 | - |
dc.identifier.scopusid | 2-s2.0-85113858964 | - |
dc.citation.endPage | 120023 | - |
dc.citation.startPage | 120010 | - |
dc.citation.title | IEEE ACCESS | - |
dc.citation.volume | 9 | - |
dc.type.docType | Article | - |
dc.publisher.location | 미국 | - |
dc.subject.keywordAuthor | Multicore processing | - |
dc.subject.keywordAuthor | Coherence | - |
dc.subject.keywordAuthor | Computer architecture | - |
dc.subject.keywordAuthor | Hardware | - |
dc.subject.keywordAuthor | Software | - |
dc.subject.keywordAuthor | Licenses | - |
dc.subject.keywordAuthor | Field programmable gate arrays | - |
dc.subject.keywordAuthor | Multicore platform | - |
dc.subject.keywordAuthor | RISC-V | - |
dc.subject.keywordAuthor | system-on-chip (SoC) | - |
dc.subject.keywordAuthor | electronic design automation (EDA) | - |
dc.subject.keywordPlus | ON-CHIP | - |
dc.subject.keywordPlus | MANAGEMENT | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Telecommunications | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Telecommunications | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.