A Time-Based PAM-4 Transceiver Using Single Path Decoder and Fast-Stochastic Calibration Techniques
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Dong-Hyun | - |
dc.contributor.author | Junsen, He | - |
dc.contributor.author | Baek, Kwang-Hyun | - |
dc.contributor.author | Choi, Youngdon | - |
dc.contributor.author | Choi, Jung-Hwan | - |
dc.contributor.author | Kim, Tony Tae-Hyoung | - |
dc.date.accessioned | 2024-03-11T05:02:16Z | - |
dc.date.available | 2024-03-11T05:02:16Z | - |
dc.date.issued | 2023-11 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/72734 | - |
dc.description.abstract | The demand for high-speed transceivers for memory interfaces is steadily increasing. Recently, time-based (TB) transceivers [1]-[4] are obtaining more attention because of the implementation using simple digital logic gates assisted with a voltage-to-time converter (VTC) for power reduction. Since the VTC gain is inversely proportional to the supply voltage, the TB transceivers show higher power efficiency. However, VTC and logic gate delay are highly susceptible to PVT variations. This paper proposes a single path decoding scheme and linear VTC for PAM-4 signaling to enhance power efficiency and signal integrity (SI). We also present calibration techniques to improve the variation tolerance in the VTC gain, the single-to-differential amplifier (S2D), the time threshold (T-{TH}), and the decision feedback equalizer (DFE). © 2023 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A Time-Based PAM-4 Transceiver Using Single Path Decoder and Fast-Stochastic Calibration Techniques | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/A-SSCC58667.2023.10347939 | - |
dc.identifier.bibliographicCitation | 2023 IEEE Asian Solid-State Circuits Conference, A-SSCC 2023, v.2023 IEEE | - |
dc.description.isOpenAccess | N | - |
dc.identifier.scopusid | 2-s2.0-85182266808 | - |
dc.citation.title | 2023 IEEE Asian Solid-State Circuits Conference, A-SSCC 2023 | - |
dc.citation.volume | 2023 IEEE | - |
dc.type.docType | Conference paper | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.