A capacitorless low-dropout regulator with enhanced slew rate and 4.5-quiescent current
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yeo, Jaejin | - |
dc.contributor.author | Javed, Khurram | - |
dc.contributor.author | Lee, Jaeseong | - |
dc.contributor.author | Roh, Jeongjin | - |
dc.contributor.author | Park, Jae-Do | - |
dc.date.accessioned | 2021-06-22T14:42:41Z | - |
dc.date.available | 2021-06-22T14:42:41Z | - |
dc.date.issued | 2017-01 | - |
dc.identifier.issn | 0925-1030 | - |
dc.identifier.issn | 1573-1979 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/10567 | - |
dc.description.abstract | In this paper, an output-capacitorless, low-dropout (LDO) voltage regulator with excellent load regulation and fast recovery time was designed using two amplifiers, which provided high gain, high bandwidth (HBW), and high slew rate (HSR). In addition, a one-shot current boosting (OSCB) circuit was added for current control to charge and discharge the parasitic capacitance at the power transistor gate during the load-current transition to improve the response time. The experimental results show that the proposed LDO regulator consumes a quiescent current of only 4.5 and can deliver a maximum load current of 200 mA, while regulating the output voltage at with a 1.2 V power supply. We experimentally verified that for a current transition from 0.1 to 200 mA, the undershoot and overshoot voltages were 260 and , with recovery times of only 0.8 and 0.85 , respectively. | - |
dc.format.extent | 9 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | SPRINGER | - |
dc.title | A capacitorless low-dropout regulator with enhanced slew rate and 4.5-quiescent current | - |
dc.type | Article | - |
dc.publisher.location | 네델란드 | - |
dc.identifier.doi | 10.1007/s10470-016-0869-z | - |
dc.identifier.scopusid | 2-s2.0-84989162337 | - |
dc.identifier.wosid | 000391922200021 | - |
dc.identifier.bibliographicCitation | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, v.90, no.1, pp 227 - 235 | - |
dc.citation.title | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.volume | 90 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 227 | - |
dc.citation.endPage | 235 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | sci | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOW-QUIESCENT CURRENT | - |
dc.subject.keywordPlus | LDO REGULATOR | - |
dc.subject.keywordPlus | CMOS | - |
dc.subject.keywordPlus | TECHNOLOGY | - |
dc.subject.keywordAuthor | Voltage regulator | - |
dc.subject.keywordAuthor | Low-dropout regulator | - |
dc.subject.keywordAuthor | High slew rate | - |
dc.identifier.url | https://link.springer.com/article/10.1007/s10470-016-0869-z | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.