Multi-class Data Description 기반의 웨이퍼 빈 맵 불량 패턴 분류 및 신규 불량 패턴 검출방법
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 송창용 | - |
dc.contributor.author | 정영선 | - |
dc.contributor.author | 김병훈 | - |
dc.date.accessioned | 2022-07-04T06:40:05Z | - |
dc.date.available | 2022-07-04T06:40:05Z | - |
dc.date.issued | 2022-06 | - |
dc.identifier.issn | 1225-0988 | - |
dc.identifier.issn | 2234-6457 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/107552 | - |
dc.description.abstract | In the semiconductor manufacturing process, electrical die sorting(EDS) test is a process to check whether the individual chips have reached the desired quality level by performing electrical property inspection on each semiconductor chip on a wafer. After performing the EDS test, a human expert can check the spatial defect pattern of wafer bin map(WBM) that displays the defectiveness of each chip. Since the defect patterns of WBMs are analyzed to trace back the processes and facilities for root cause analysis, it is very important to classify the WBM defect patterns. Because most existing studies use a classification model that trains predefined defect patterns, there is a limitation in that it cannot detect a new defect pattern that is not included in the training dataset. In this study, a method for classifying predefined defect patterns and detecting undefined defect patterns is proposed based on the multi-class data description model. As a result of the evaluation using actual WBM data, it was confirmed that it has excellent performance in classifying existing defect patterns and detecting new defect patterns. | - |
dc.format.extent | 12 | - |
dc.language | 한국어 | - |
dc.language.iso | KOR | - |
dc.publisher | 대한산업공학회 | - |
dc.title | Multi-class Data Description 기반의 웨이퍼 빈 맵 불량 패턴 분류 및 신규 불량 패턴 검출방법 | - |
dc.title.alternative | A Multi-Class Data Description Based Method for Classifying Predefined Defect Patterns and Detecting New Defect Patterns of Wafer Bin Maps | - |
dc.type | Article | - |
dc.publisher.location | 대한민국 | - |
dc.identifier.doi | 10.7232/JKIIE.2022.48.3.298 | - |
dc.identifier.bibliographicCitation | 대한산업공학회지, v.48, no.3, pp 298 - 309 | - |
dc.citation.title | 대한산업공학회지 | - |
dc.citation.volume | 48 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 298 | - |
dc.citation.endPage | 309 | - |
dc.identifier.kciid | ART002847453 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | kci | - |
dc.subject.keywordAuthor | Semiconductor | - |
dc.subject.keywordAuthor | Wafer Bin Map | - |
dc.subject.keywordAuthor | Defect Pattern Classification | - |
dc.subject.keywordAuthor | New Defect Pattern Detection | - |
dc.subject.keywordAuthor | Multi-Class Data Description | - |
dc.identifier.url | https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11074791 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.