A -247.1 dB FoM, -77.9dBc Reference Spur Ring-Oscillator-Based Injection-Locked Clock Multiplier with Multi-Phase-Based Calibration
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Song, Yeonggeun | - |
dc.contributor.author | Ha, Kyoungjoon | - |
dc.contributor.author | Ko, Han-Gon | - |
dc.contributor.author | Choo, Min-Seong | - |
dc.contributor.author | Jeong, Deog-Kyoon | - |
dc.date.accessioned | 2023-02-21T05:41:00Z | - |
dc.date.available | 2023-02-21T05:41:00Z | - |
dc.date.issued | 2022-10 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/111585 | - |
dc.description.abstract | This paper presents a ring-oscillator (RO)-based injection-locked clock multiplier (ILCM) with a new background calibration technique that utilizes a multi-phase generation capability of the RO. By detecting phase changes before and after the injection pulse, both a frequency error and an injection path offset are calibrated. The frequency calibrator operates at the injection rate with high bandwidth, which contributes to further suppressing flicker noise of the RO and producing much lower RMS jitter. The path offset calibrator operating at the pulse-gating rate makes the ILCM converge to the state with a minimum reference spur. For a low-power implementation, a sub-sampling bang-bang phase detector is employed for each calibration loop and all of the loops operate at the reference clock rate. Fabricated in 28-nm CMOS, the proposed ILCM achieves 143.6-fs RMS jitter with a -77.9-dBc reference spur and consumes 9.4 mW at the 4.8-GHz operation, which translates to a FoM of -247.1 dB. © 2022 IEEE. | - |
dc.format.extent | 4 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A -247.1 dB FoM, -77.9dBc Reference Spur Ring-Oscillator-Based Injection-Locked Clock Multiplier with Multi-Phase-Based Calibration | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/ESSCIRC55480.2022.9911362 | - |
dc.identifier.scopusid | 2-s2.0-85141501613 | - |
dc.identifier.wosid | 000886608500058 | - |
dc.identifier.bibliographicCitation | ESSCIRC 2022 - IEEE 48th European Solid State Circuits Conference, Proceedings, pp 249 - 252 | - |
dc.citation.title | ESSCIRC 2022 - IEEE 48th European Solid State Circuits Conference, Proceedings | - |
dc.citation.startPage | 249 | - |
dc.citation.endPage | 252 | - |
dc.type.docType | Conference Paper | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | injection-locked clock multiplier (ILCM) | - |
dc.subject.keywordAuthor | multi-phase calibration | - |
dc.subject.keywordAuthor | spur reduction | - |
dc.subject.keywordAuthor | two-point calibration | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9911362 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.