A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choo, Min-Seong | - |
dc.contributor.author | Kim, Sungwoo | - |
dc.contributor.author | Ko, Han-Gon | - |
dc.contributor.author | Cho, Sung-Yong | - |
dc.contributor.author | Park, Kwanseo | - |
dc.contributor.author | Lee, Jinhyung | - |
dc.contributor.author | Shin, Soyeong | - |
dc.contributor.author | Chi, Hankyu | - |
dc.contributor.author | Jeong, Deog-Kyoon | - |
dc.date.accessioned | 2023-08-16T07:42:16Z | - |
dc.date.available | 2023-08-16T07:42:16Z | - |
dc.date.issued | 2021-08 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.issn | 1558-173X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/114114 | - |
dc.description.abstract | Although an injection-locked oscillator (ILO) can offer excellent jitter performance on average, its intense phase modification at a given injection rate inevitably degrades spur performance, unless injection timing is carefully controlled. This work investigates a behavioral model of the ILO with digital control of a bang-bang phase detector (BBPD) on a discrete-time domain, a quantitative analysis on the dynamics of the digital injection-locked clock multiplier (ILCM) is provided. Adjusting frequency error between the free-running oscillator and the injection signal is crucial to obtain better spur performance. However, the timing offset caused by the device mismatches hinders it from being correctly compensated. Therefore, we investigate the effect of timing offset (or mismatch) between the replica cells and BBPD and then propose the time-division dual calibration (TDDC) to reduce the discrepancies. In addition, three-stage replica cells are chosen to achieve a robust operation in the phase generating aspect. By removing the residual phase offset using multiple delay cells, the optimum locking point is guaranteed. | - |
dc.format.extent | 14 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/JSSC.2021.3062554 | - |
dc.identifier.scopusid | 2-s2.0-85103300067 | - |
dc.identifier.wosid | 000678340400019 | - |
dc.identifier.bibliographicCitation | IEEE Journal of Solid-State Circuits, v.56, no.8, pp 2525 - 2538 | - |
dc.citation.title | IEEE Journal of Solid-State Circuits | - |
dc.citation.volume | 56 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 2525 | - |
dc.citation.endPage | 2538 | - |
dc.type.docType | 정기학술지(Article(Perspective Article포함)) | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | GENERAL-THEORY | - |
dc.subject.keywordPlus | PHASE NOISE | - |
dc.subject.keywordPlus | LOW-POWER | - |
dc.subject.keywordPlus | PLL | - |
dc.subject.keywordPlus | JITTER | - |
dc.subject.keywordPlus | LOCKING | - |
dc.subject.keywordPlus | OSCILLATORS | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordPlus | LOOP | - |
dc.subject.keywordAuthor | a bang-bang phase detector (BBPD) | - |
dc.subject.keywordAuthor | All-digital | - |
dc.subject.keywordAuthor | frequency calibration loop (FCL) | - |
dc.subject.keywordAuthor | injection-locked clock multiplication (ILCM) | - |
dc.subject.keywordAuthor | injection-locked oscillator (ILO) | - |
dc.subject.keywordAuthor | path-mismatch calibration loop (PCL) | - |
dc.subject.keywordAuthor | phase domain response (PDR) | - |
dc.subject.keywordAuthor | time-division dual calibration (TDDC) | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9386211 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.