A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choo, Min-Seong | - |
dc.contributor.author | Park, Kwanseo | - |
dc.contributor.author | Ko, Han-Gon | - |
dc.contributor.author | Cho, Sung-Yong | - |
dc.contributor.author | Lee, Kwangho | - |
dc.contributor.author | Jeong, Deog-Kyoon | - |
dc.date.accessioned | 2023-08-16T07:44:50Z | - |
dc.date.available | 2023-08-16T07:44:50Z | - |
dc.date.issued | 2019-10 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.issn | 1558-173X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/114206 | - |
dc.description.abstract | A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit half-rate all-digital injection-locked clock and data recovery (ILCDR) with a path mismatch tracking (PMT) loop is presented. When injection timing is not perfectly aligned with the phase of the oscillator, the timing margin of the data sampler is reduced, resulting in the degradation of jitter tolerance (JTOL) performance. The proposed ILCDR achieves robust injection behavior over path mismatch variations by correlating the error information from the phase detector (PD) in the conventional phase-locked loop (PLL)-based CDR with the polarity of the data transition, thereby adapting the path delay of the injection pulse and placing it at the optimum timing. Fabricated in 28-nm CMOS technology, the proposed ILCDR occupies 0.03 mm2 and consumes 12.8 mW at 10 Gb/s with a 0.9-V supply voltage. The measured JTOL is 1 UIpp at 31 MHz with the target bit error rate (BER) of 10-12 in the presence of the initial path delay mismatch. © 1966-2012 IEEE. | - |
dc.format.extent | 11 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/JSSC.2019.2917833 | - |
dc.identifier.scopusid | 2-s2.0-85072780667 | - |
dc.identifier.wosid | 000489758000017 | - |
dc.identifier.bibliographicCitation | IEEE Journal of Solid-State Circuits, v.54, no.10, pp 2812 - 2822 | - |
dc.citation.title | IEEE Journal of Solid-State Circuits | - |
dc.citation.volume | 54 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 2812 | - |
dc.citation.endPage | 2822 | - |
dc.type.docType | 정기학술지(Article(Perspective Article포함)) | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | sci | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DATA RECOVERY CIRCUIT | - |
dc.subject.keywordPlus | PHASE NOISE | - |
dc.subject.keywordPlus | CLOCK | - |
dc.subject.keywordPlus | LOCKING | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordPlus | JITTER | - |
dc.subject.keywordPlus | PLL | - |
dc.subject.keywordAuthor | Clock and data recovery (CDR) | - |
dc.subject.keywordAuthor | half rate | - |
dc.subject.keywordAuthor | injection-locked CDR (ILCDR) | - |
dc.subject.keywordAuthor | injection-locked oscillator (ILO) | - |
dc.subject.keywordAuthor | jitter tolerance (JTOL) | - |
dc.subject.keywordAuthor | path mismatch tracking | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/8781914 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.