Highly Efficient Test Architecture for Low Power AI Accelerators
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ibtesam, Muhammad | - |
dc.contributor.author | Solangi, Umair Saeed | - |
dc.contributor.author | Kim, Jinuk | - |
dc.contributor.author | Ansari, Muhammad Adil | - |
dc.contributor.author | Park, Sungju | - |
dc.date.accessioned | 2023-08-16T08:31:07Z | - |
dc.date.available | 2023-08-16T08:31:07Z | - |
dc.date.issued | 2021-09 | - |
dc.identifier.issn | 0278-0070 | - |
dc.identifier.issn | 1937-4151 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/114306 | - |
dc.description.abstract | Low-power artificial intelligence (AI) accelerators are being developed to support the battery-operated edge devices at a minimum expense of classification error. However, the testing of such large AI accelerators with traditional techniques is inefficient in achieving the required certifications for Autonomous Driving Assistant Systems (ISO 26262). ISO 26262 sets very stringent requirements on the testing time and fault coverage during the diagnosability of faults leading to system-level failures during in-field testing. This article proposes a test architecture for low-power AI accelerators by reusing the existing data paths for large AI accelerator arrays. As compared to the full scan-DFT, the proposed test architecture reduces the test time and peak test power, which enhances the reliability of the test responses. The proposed technique reduces 1) the switching power by 87%; 2) testing times by 72% on average for cases up to 32×32 ; and 3) the peak power by 59%. Further, there is an average reduction in the area by 10% for the accelerator. | - |
dc.format.extent | 11 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | Highly Efficient Test Architecture for Low Power AI Accelerators | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/TCAD.2021.3110739 | - |
dc.identifier.scopusid | 2-s2.0-85114731601 | - |
dc.identifier.bibliographicCitation | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.41, no.8, pp 2728 - 2738 | - |
dc.citation.title | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | - |
dc.citation.volume | 41 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 2728 | - |
dc.citation.endPage | 2738 | - |
dc.type.docType | 정기학술지(Article(Perspective Article포함)) | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Interdisciplinary Applications | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Design-for-testability | - |
dc.subject.keywordAuthor | systolic arrays | - |
dc.subject.keywordAuthor | test access mechanism (TAM) | - |
dc.subject.keywordAuthor | testing | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9530455?arnumber=9530455&SID=EBSCO:edseee | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.