Master-Slave based test cost reduction method for DNN Accelerators
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Solangi, Umair Saeed | - |
dc.contributor.author | Ibtesam, Muhammad | - |
dc.contributor.author | Park, Sungju | - |
dc.date.accessioned | 2023-08-16T08:31:09Z | - |
dc.date.available | 2023-08-16T08:31:09Z | - |
dc.date.issued | 2021-11 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/114307 | - |
dc.description.abstract | To achieve reduction in test time of accelerators, broadcasting of test patterns is used for simultaneous testing of processing elements (PEs). However, number of PEs tested simultaneously is limited because of scan shift power constraint. In this letter, a Master-Slave based test pattern application method is proposed that alleviates this scan shift power constraint. PEs are grouped in Subcores, the tester loads the pattern into Master PE of Subcores. From Master, test patterns are loaded into adjacent Slave PEs of Subcore. By limiting scan shift power to one Master PE per Subcore, more PEs are allowed to be tested simultaneously. © 2021 The Institute of Electronics. | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | The Institute of Electronics, Information and Communication Engineers (IEICE) | - |
dc.title | Master-Slave based test cost reduction method for DNN Accelerators | - |
dc.type | Article | - |
dc.publisher.location | 일본 | - |
dc.identifier.doi | 10.1587/elex.18.20210425 | - |
dc.identifier.scopusid | 2-s2.0-85122942390 | - |
dc.identifier.wosid | 000721562700001 | - |
dc.identifier.bibliographicCitation | IEICE Electronics Express, v.18, no.24, pp 1 - 5 | - |
dc.citation.title | IEICE Electronics Express | - |
dc.citation.volume | 18 | - |
dc.citation.number | 24 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 5 | - |
dc.type.docType | 정기학술지(Article(Perspective Article포함)) | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DEEP NEURAL-NETWORKS | - |
dc.subject.keywordAuthor | Artificial intelligence (AI) accelerators | - |
dc.subject.keywordAuthor | Design for testability | - |
dc.subject.keywordAuthor | Fault localization | - |
dc.subject.keywordAuthor | Scan test | - |
dc.subject.keywordAuthor | Testability | - |
dc.identifier.url | https://www.jstage.jst.go.jp/article/elex/18/24/18_18.20210425/_article | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.