Soft error study on DDR4 SDRAMs using a 480 MeV proton beam
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Myungsang | - |
dc.contributor.author | Jeon, Sanghoon | - |
dc.contributor.author | Bak, Geunyong | - |
dc.contributor.author | Lim, Chulseung | - |
dc.contributor.author | Baeg, Sanghyeon | - |
dc.contributor.author | Wen, Shijie | - |
dc.contributor.author | Wong, Richard | - |
dc.contributor.author | Yu, Nick | - |
dc.date.accessioned | 2021-06-22T15:24:15Z | - |
dc.date.available | 2021-06-22T15:24:15Z | - |
dc.date.created | 2021-01-22 | - |
dc.date.issued | 2017-04 | - |
dc.identifier.issn | 1541-7026 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/11665 | - |
dc.description.abstract | This paper is a soft error study on logic upset in control logic, using a 480 MeV proton beam on commercial DDR4 SDRAM components from two different manufacturers. Samples with the same density and speed showed a 1.9x difference in logic cross section depending on the manufacturer. Compared to DDR3 SDRAM, DDR4 SDRAM from the same manufacturer showed about 45% SBU cross-section increase, and 17% logic upset decrease. To understand how the storage capacitance of down-scaling DDR technologies affects soft error, soft error bits were compared to retention weak bits. No evidence was found that indicated that retention weak bits were more sensitive to soft error. © 2017 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Soft error study on DDR4 SDRAMs using a 480 MeV proton beam | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Baeg, Sanghyeon | - |
dc.identifier.doi | 10.1109/IRPS.2017.7936404 | - |
dc.identifier.scopusid | 2-s2.0-85025162825 | - |
dc.identifier.wosid | 000416068500152 | - |
dc.identifier.bibliographicCitation | IEEE International Reliability Physics Symposium Proceedings, pp.1 - 6 | - |
dc.relation.isPartOf | IEEE International Reliability Physics Symposium Proceedings | - |
dc.citation.title | IEEE International Reliability Physics Symposium Proceedings | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 6 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | Dynamic random access storage | - |
dc.subject.keywordPlus | Errors | - |
dc.subject.keywordPlus | Manufacture | - |
dc.subject.keywordPlus | Proton beams | - |
dc.subject.keywordPlus | Radiation hardening | - |
dc.subject.keywordPlus | DDR technology | - |
dc.subject.keywordPlus | DDR4 SDRAM | - |
dc.subject.keywordPlus | Down-scaling | - |
dc.subject.keywordPlus | In-control | - |
dc.subject.keywordPlus | logic upset cluster | - |
dc.subject.keywordPlus | Single event upsets | - |
dc.subject.keywordPlus | Soft error | - |
dc.subject.keywordPlus | Storage capacitance | - |
dc.subject.keywordPlus | Computer circuits | - |
dc.subject.keywordAuthor | DDR4 SDRAM | - |
dc.subject.keywordAuthor | logic upset cluster | - |
dc.subject.keywordAuthor | retention weak bits | - |
dc.subject.keywordAuthor | single event upset | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/7936404 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.