Improvement of Amorphous InGaZnO Thin-Film Transistor Reliability and Electrical Performance Using ALD SiO2 Interfacial Layer on PECVD SiO2 Gate Insulator
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Taeho | - |
dc.contributor.author | Oh, Saeroonter. | - |
dc.date.accessioned | 2024-03-28T03:00:40Z | - |
dc.date.available | 2024-03-28T03:00:40Z | - |
dc.date.issued | 2024-01 | - |
dc.identifier.issn | 0018-9383 | - |
dc.identifier.issn | 1557-9646 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/118195 | - |
dc.description.abstract | Insulator engineering is required to improve the reliability of amorphous indium gallium zinc oxide (a-IGZO) thin-film transistors (TFTs). Silicon dioxide (SiO<inline-formula> <tex-math notation=LaTeX>$_{\text{2}}$</tex-math> </inline-formula>), which is widely used as the gate insulator (GI), is mainly deposited using plasma-enhanced chemical vapor deposition (PECVD) owing to its high deposition rate and large-area deposition capability at a relatively low temperature. However, SiO<inline-formula> <tex-math notation=LaTeX>$_{\text{2}}$</tex-math> </inline-formula> deposited by PECVD may contain high hydrogen content, and hydrogen within the IGZO film acts as an electron donor or passivates oxygen-related defects. Excessive hydrogen diffusion from PECVD SiO<inline-formula> <tex-math notation=LaTeX>$_{\text{2}}$</tex-math> </inline-formula> to the IGZO film during GI deposition and postdeposition annealing often results in severe negative shift of the threshold voltage. In this article, we used PECVD SiO<inline-formula> <tex-math notation=LaTeX>$_{\text{2}}$</tex-math> </inline-formula> insulator with an interfacial SiO<inline-formula> <tex-math notation=LaTeX>$_{\text{2}}$</tex-math> </inline-formula> layer deposited by atomic layer deposition (ALD) to control the hydrogen diffusion flux while maintaining the defect passivation role of hydrogen and reducing electron trapping defects within the GI. Compared to a device with no interfacial layer, the IGZO device with the ALD interfacial layer improved field-effect mobility from 8.05 to 10.97 cm<inline-formula> <tex-math notation=LaTeX>$^{\text{2}}$</tex-math> </inline-formula>/V<inline-formula> <tex-math notation=LaTeX>$\cdot$</tex-math> </inline-formula>s and also improved positive and negative bias stress (NBS) reliability by 53.3% and 56.2%, respectively. IEEE | - |
dc.format.extent | 9 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Improvement of Amorphous InGaZnO Thin-Film Transistor Reliability and Electrical Performance Using ALD SiO2 Interfacial Layer on PECVD SiO2 Gate Insulator | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/TED.2024.3355025 | - |
dc.identifier.scopusid | 2-s2.0-85183982930 | - |
dc.identifier.wosid | 001174008000001 | - |
dc.identifier.bibliographicCitation | IEEE Transactions on Electron Devices, v.71, no.3, pp 1926 - 1934 | - |
dc.citation.title | IEEE Transactions on Electron Devices | - |
dc.citation.volume | 71 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 1926 | - |
dc.citation.endPage | 1934 | - |
dc.type.docType | Article; Early Access | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | ZN-O | - |
dc.subject.keywordPlus | HYDROGEN DIFFUSION | - |
dc.subject.keywordPlus | DEVICES | - |
dc.subject.keywordAuthor | Amorphous indium gallium zinc oxide (a-IGZO) | - |
dc.subject.keywordAuthor | atomic layer deposition (ALD) silicon dioxide (SiO<inline-formula xmlns:ali=http://www.niso.org/schemas/ali/1.0/ xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink xmlns:xsi=http://www.w3.org/2001/XMLSchema-instance> <tex-math notation=LaTeX>$_{\text{2}}$</tex-math> </inline-formula>) interfacial layer | - |
dc.subject.keywordAuthor | double-stacked gate insulator (GI) | - |
dc.subject.keywordAuthor | hydrogen diffusion barrier | - |
dc.subject.keywordAuthor | plasma-enhanced chemical vapor deposition (PECVD) | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/10415390 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.