Enhancing Non-Volatile Memory Performance: Dual Ferroelectric Gate Field-Effect Transistors with Recessed Channel Geometry
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김영현 | - |
dc.date.accessioned | 2024-06-30T06:02:00Z | - |
dc.date.available | 2024-06-30T06:02:00Z | - |
dc.date.issued | 2024-06-26 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/119678 | - |
dc.title | Enhancing Non-Volatile Memory Performance: Dual Ferroelectric Gate Field-Effect Transistors with Recessed Channel Geometry | - |
dc.type | Conference | - |
dc.citation.conferenceName | 한국반도체학술대회 | - |
dc.citation.conferencePlace | 경주컨벤션센터 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.