Effective Processor Power Modeling for System Level Power Estimation
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 신현철 | - |
dc.date.accessioned | 2024-07-30T07:30:39Z | - |
dc.date.available | 2024-07-30T07:30:39Z | - |
dc.date.issued | 2014-04-15 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/120144 | - |
dc.title | Effective Processor Power Modeling for System Level Power Estimation | - |
dc.type | Conference | - |
dc.citation.title | 2014 International Conference on Electrical and Electronic Engineering | - |
dc.citation.startPage | 68 | - |
dc.citation.endPage | 70 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.