Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

LAYOUT COMPACTION FOR HIGH-PERFORMANCE/LARGE-SCALE CIRCUITS

Full metadata record
DC Field Value Language
dc.contributor.authorShin, Hyunchul-
dc.date.accessioned2025-03-07T02:30:27Z-
dc.date.available2025-03-07T02:30:27Z-
dc.date.issued2024-01-
dc.identifier.issn978100357-
dc.identifier.urihttps://scholarworks.bwise.kr/erica/handle/2021.sw.erica/122234-
dc.description.abstractLayout compaction is the process of converting a symbolic layout or a sketch of a topological layout to a design-rule-correct mask layout with minimal area. It can be used in module generators as well as in postprocessors for placement and routing systems. Since manual compaction is tedious and error-prone, automatic layout compaction can significantly improve layout productivity and allow designers to explore more design alternatives in symbolic or functional level. © 1996 by Taylor & Francis Group, LLC.-
dc.format.extent33-
dc.language영어-
dc.language.isoENG-
dc.publisherCRC Press-
dc.titleLAYOUT COMPACTION FOR HIGH-PERFORMANCE/LARGE-SCALE CIRCUITS-
dc.typeArticle-
dc.publisher.location미국-
dc.identifier.doi10.1201/9781003575245-9-
dc.identifier.scopusid2-s2.0-85208908105-
dc.identifier.bibliographicCitationAdvanced Routing of Electronic Modules, pp 313 - 345-
dc.citation.titleAdvanced Routing of Electronic Modules-
dc.citation.startPage313-
dc.citation.endPage345-
dc.type.docTypeBook chapter-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscopus-
dc.identifier.urlhttps://www.taylorfrancis.com/chapters/edit/10.1201/9781003575245-9/layout-compaction-high-performance-large-scale-circuits-hyunchul-shin-
Files in This Item
Go to Link
Appears in
Collections
COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE