Efficient Pre-Bond Testing of TSV Defects Based on IEEE std. 1500 Wrapper Cells
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jung, Jihun | - |
dc.contributor.author | Ansari, Muhammad Adil | - |
dc.contributor.author | Kim, Dooyoung | - |
dc.contributor.author | Park, Sungju | - |
dc.date.accessioned | 2021-06-22T17:03:12Z | - |
dc.date.available | 2021-06-22T17:03:12Z | - |
dc.date.issued | 2016-04 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.issn | 2233-4866 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/14107 | - |
dc.description.abstract | The yield of 3D stacked IC manufacturing improves with the pre-bond integrity testing of through silicon vias (TSVs). In this paper, an efficient pre-bond test method is presented based on IEEE std. 1500, which can precisely diagnose any happening of TSV defects. The IEEE std. 1500 wrapper cells are augmented for the proposed method. The pre-bond TSV test can be performed by adjusting the driving strength of TSV drivers and the test clock frequency. The experimental results show the advantages of the proposed approach. | - |
dc.format.extent | 10 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEEK PUBLICATION CENTER | - |
dc.title | Efficient Pre-Bond Testing of TSV Defects Based on IEEE std. 1500 Wrapper Cells | - |
dc.type | Article | - |
dc.publisher.location | 대한민국 | - |
dc.identifier.doi | 10.5573/JSTS.2016.16.2.226 | - |
dc.identifier.scopusid | 2-s2.0-84964802888 | - |
dc.identifier.wosid | 000375763900015 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.16, no.2, pp 226 - 235 | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 16 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 226 | - |
dc.citation.endPage | 235 | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART002100879 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | THROUGH-SILICON VIAS | - |
dc.subject.keywordPlus | DELAY TEST | - |
dc.subject.keywordAuthor | TSV defect | - |
dc.subject.keywordAuthor | IEEE std. 1500 wrapper cell | - |
dc.subject.keywordAuthor | load capacitance | - |
dc.subject.keywordAuthor | delay test | - |
dc.subject.keywordAuthor | pre-bond test | - |
dc.identifier.url | https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE06663221&language=ko_KR&hasTopBanner=true | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.