Radiation reliability benefit of area-optimized interleaved flip-flop layout in 28 nm technology
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jeon, Sang Hoon | - |
dc.contributor.author | Lim, C. | - |
dc.contributor.author | Baeg, S. | - |
dc.contributor.author | Wen, S. | - |
dc.contributor.author | Wang, H. | - |
dc.contributor.author | Chen, L. | - |
dc.date.accessioned | 2021-06-22T09:42:12Z | - |
dc.date.available | 2021-06-22T09:42:12Z | - |
dc.date.issued | 2019-09 | - |
dc.identifier.issn | 0026-2714 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/2329 | - |
dc.description.abstract | In this work, an area-efficient interleaving layout scheme is proposed and tested for radiation reliability. The new layout scheme introduces area reduction opportunities by means of two flip-flops interleaved into one cell, resulting in a lower area compared to the reference FF. At the same time, the scheme efficiently utilizes a naturally occurring phenomenon of charge sharing and increased critical charge for soft error reliability. Two types of interleaving layouts, latch-based and inverter-based, were fabricated at 28 nm technology. The Interleaved Flip-Flops (IFFs) and a reference FF were tested for reliability using 5 MeV alpha particles. The results show strong effectiveness of IFFs against alpha particles. | - |
dc.format.extent | 6 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | PERGAMON-ELSEVIER SCIENCE LTD | - |
dc.title | Radiation reliability benefit of area-optimized interleaved flip-flop layout in 28 nm technology | - |
dc.type | Article | - |
dc.publisher.location | 영국 | - |
dc.identifier.doi | 10.1016/j.microrel.2019.113440 | - |
dc.identifier.scopusid | 2-s2.0-85074528319 | - |
dc.identifier.wosid | 000503907900148 | - |
dc.identifier.bibliographicCitation | MICROELECTRONICS RELIABILITY, v.100-101, pp 1 - 6 | - |
dc.citation.title | MICROELECTRONICS RELIABILITY | - |
dc.citation.volume | 100-101 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 6 | - |
dc.type.docType | Article; Proceedings Paper | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | sci | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | CHARGE | - |
dc.subject.keywordPlus | CELL | - |
dc.subject.keywordPlus | COLLECTION | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordPlus | UPSET | - |
dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S0026271419304469?via%3Dihub | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.