Effective datapath logic extraction techniques using connection vectors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Wang, Yu | - |
dc.contributor.author | Yeo, Donghoon | - |
dc.contributor.author | Shin, Hyunchul | - |
dc.date.accessioned | 2021-06-22T09:42:14Z | - |
dc.date.available | 2021-06-22T09:42:14Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 2019-09 | - |
dc.identifier.issn | 1751-858X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/2331 | - |
dc.description.abstract | Datapath macros are essential components of integrated circuits. The high regularity of datapaths allows compact layout design during placement. In some cases, datapath macros are manually pre-designed and pre-placed. However, datapath macros are frequently mixed with other circuits and they need to be extracted to capitalise on their regularity. In this study, the cells of a given circuit are accurately classified based on their size and pin information, and novel connection vectors to represent aspects of the connectivity among the cells have been proposed. By using the connection vectors of the cells, the similarity of connections is evaluated to extract potential datapath stages that constitute functional steps of a datapath. Two new efficient datapath logic extraction techniques (EDLETs) have been implemented based on the connection vectors for extracting potential datapaths in the circuit. One is the procedure-based method, and the other is the machine learning-based method. When compared with state-of-the-art methods, the experiments show that both the procedure-based and the learning-based methods proposed in this study efficiently extract potential datapaths from the Modified International Symposium on Physical Design (MISPD) 2011 Datapath Benchmark Suite. The extraction results of the proposed EDLET can be forwarded to a datapath placement tool for placing datapaths with a regular structure. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Effective datapath logic extraction techniques using connection vectors | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Shin, Hyunchul | - |
dc.identifier.doi | 10.1049/iet-cds.2018.5083 | - |
dc.identifier.scopusid | 2-s2.0-85073163913 | - |
dc.identifier.wosid | 000537293500002 | - |
dc.identifier.bibliographicCitation | IET CIRCUITS DEVICES & SYSTEMS, v.13, no.6, pp.741 - 747 | - |
dc.relation.isPartOf | IET CIRCUITS DEVICES & SYSTEMS | - |
dc.citation.title | IET CIRCUITS DEVICES & SYSTEMS | - |
dc.citation.volume | 13 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | 741 | - |
dc.citation.endPage | 747 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | STRUCTURE-AWARE PLACEMENT | - |
dc.subject.keywordPlus | HOTSPOT DETECTION | - |
dc.subject.keywordPlus | DESIGNS | - |
dc.subject.keywordAuthor | integrated circuit layout | - |
dc.subject.keywordAuthor | learning (artificial intelligence) | - |
dc.subject.keywordAuthor | logic design | - |
dc.subject.keywordAuthor | logic circuits | - |
dc.subject.keywordAuthor | MISPD 2011 Datapath Benchmark Suite | - |
dc.subject.keywordAuthor | datapath placement tool | - |
dc.subject.keywordAuthor | connection vectors | - |
dc.subject.keywordAuthor | datapath macros | - |
dc.subject.keywordAuthor | integrated circuits | - |
dc.subject.keywordAuthor | compact layout design | - |
dc.subject.keywordAuthor | machine learning | - |
dc.subject.keywordAuthor | datapath logic extraction | - |
dc.subject.keywordAuthor | pin information | - |
dc.subject.keywordAuthor | datapath stages | - |
dc.identifier.url | https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/iet-cds.2018.5083 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.