An Efficient Technique to Protect AES Secret Key from Scan Test Channel Attacks
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Song, Jaehoon | - |
dc.contributor.author | Jung, Taejin | - |
dc.contributor.author | Jung, Jihun | - |
dc.contributor.author | Park, Sungju | - |
dc.date.accessioned | 2021-06-23T06:52:59Z | - |
dc.date.available | 2021-06-23T06:52:59Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 2012-09 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/32179 | - |
dc.description.abstract | Scan techniques are almost mandatorily adopted in designing current System-on-a-Chip (SoC) to enhance testability, but inadvertently secret keys can be stolen through the scan test channels of crypto So Cs. An efficient scan design technique is proposed in this paper to protect the secret key of an Advanced Encryption Standard (AES) core embedded in an SoC. A new instruction is added to IEEE 1149.1 boundary scan to use a fake key instead of user key, in which the fake key is chosen with meticulous care to improve the testability as well. Our approach can be implemented as user defined logic with conventional boundary scan design, hence no modification is necessary to any crypto IP core. Conformance to the IEEE 1149.1 standards is completely preserved while yielding better performance of area, power, and fault coverage with highly robust protection of the secret user key. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEK PUBLICATION CENTER | - |
dc.title | An Efficient Technique to Protect AES Secret Key from Scan Test Channel Attacks | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Sungju | - |
dc.identifier.doi | 10.5573/JSTS.2012.12.3.286 | - |
dc.identifier.scopusid | 2-s2.0-84867720690 | - |
dc.identifier.wosid | 000313339100006 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.12, no.3, pp.286 - 292 | - |
dc.relation.isPartOf | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 12 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 286 | - |
dc.citation.endPage | 292 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART001702040 | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordAuthor | AES | - |
dc.subject.keywordAuthor | key protection | - |
dc.subject.keywordAuthor | scan design | - |
dc.subject.keywordAuthor | IEEE 1149.1 boundary scan design | - |
dc.subject.keywordAuthor | SoC | - |
dc.identifier.url | https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE01983981&language=ko_KR&hasTopBanner=true | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.