Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Adaptive Density Control for Effective Overlap Removal in Analytical Floorplanning

Full metadata record
DC Field Value Language
dc.contributor.authorYeo, Donghoon-
dc.contributor.authorWang, Yu-
dc.contributor.authorLim, Iksoon-
dc.contributor.authorShin, Hyunchul-
dc.date.accessioned2021-06-22T10:25:59Z-
dc.date.available2021-06-22T10:25:59Z-
dc.date.created2021-01-21-
dc.date.issued2019-02-
dc.identifier.issn1598-1657-
dc.identifier.urihttps://scholarworks.bwise.kr/erica/handle/2021.sw.erica/3546-
dc.description.abstractBeing a top-level placement, floorplanning is an important procedure in semiconductor chip design. Optimal floorplanning becomes complicated as the design becomes larger and design constraints become more stringent. In this research, a new effective cell overlap reduction method is developed by using adaptive adjustment of cell density. This is to overcome the weakness of conventional methods which use a single global penalty parameter during analytical placement. Since densely connected cells tend to have large overlaps, the density of the crowded region is intelligently controlled so that the overlap in each region can be effectively reduced. Our floorplanning method uses analytical placement techniques that show good performance in recent benchmark competitions. In experiments using a set of benchmark examples, significantly improved results have been obtained. The pre-legalization overlaps were reduced by more than 90% on the average.-
dc.language영어-
dc.language.isoen-
dc.publisherIEEK PUBLICATION CENTER-
dc.titleAdaptive Density Control for Effective Overlap Removal in Analytical Floorplanning-
dc.typeArticle-
dc.contributor.affiliatedAuthorShin, Hyunchul-
dc.identifier.doi10.5573/JSTS.2019.19.1.042-
dc.identifier.scopusid2-s2.0-85063433497-
dc.identifier.wosid000465139300006-
dc.identifier.bibliographicCitationJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.19, no.1, pp.42 - 49-
dc.relation.isPartOfJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE-
dc.citation.titleJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE-
dc.citation.volume19-
dc.citation.number1-
dc.citation.startPage42-
dc.citation.endPage49-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.identifier.kciidART002437940-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.description.journalRegisteredClasskci-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.subject.keywordAuthorFloorplanning-
dc.subject.keywordAuthoranalytical placement-
dc.subject.keywordAuthorcongestion-
dc.subject.keywordAuthoroverlap reduction-
dc.identifier.urlhttps://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE07617310&language=ko_KR&hasTopBanner=true-
Files in This Item
Go to Link
Appears in
Collections
COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE