CMOS 전압 레벨-업 쉬프터 회로
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 노정진[노정진] | - |
dc.date.accessioned | 2021-06-23T09:02:53Z | - |
dc.date.available | 2021-06-23T09:02:53Z | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/35620 | - |
dc.title | CMOS 전압 레벨-업 쉬프터 회로 | - |
dc.title.alternative | CMOS voltage level-up shifter circuit | - |
dc.type | Patent | - |
dc.contributor.affiliatedAuthor | 노정진[노정진] | - |
dc.type.rims | PAT | - |
dc.type.iprs | 특허 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.