제네틱 알고리즘을 이용한 PCB 채널내 칩배열의 최적화
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김우승 | - |
dc.date.accessioned | 2021-06-23T10:10:48Z | - |
dc.date.available | 2021-06-23T10:10:48Z | - |
dc.date.created | 2020-12-17 | - |
dc.date.issued | 1996-06-01 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/36725 | - |
dc.publisher | 공기조화 냉동공학회 | - |
dc.title | 제네틱 알고리즘을 이용한 PCB 채널내 칩배열의 최적화 | - |
dc.type | Conference | - |
dc.contributor.affiliatedAuthor | 김우승 | - |
dc.identifier.bibliographicCitation | 공기조화 내동공학회 하계학술논문집 | - |
dc.relation.isPartOf | 공기조화 내동공학회 하계학술논문집 | - |
dc.citation.title | 공기조화 내동공학회 하계학술논문집 | - |
dc.type.rims | CONF | - |
dc.description.journalClass | 2 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.