Limiting worst-case end-to-end latency when traffic increases in a switched avionics network
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Nam, Min young | - |
dc.contributor.author | Seo, Eunsoo | - |
dc.contributor.author | Sha, Lui | - |
dc.contributor.author | Park, Kyung joon | - |
dc.contributor.author | Kang, Kyungtae | - |
dc.date.accessioned | 2021-06-23T12:03:41Z | - |
dc.date.available | 2021-06-23T12:03:41Z | - |
dc.date.created | 2021-01-22 | - |
dc.date.issued | 2011-08 | - |
dc.identifier.issn | 2325-1271 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/39090 | - |
dc.description.abstract | New features are often added incrementally to avionics systems. This avoids redesign and recertification but still requires verifying the timing constraints of both new and existing applications. We introduce a new switch that facilitates this verification by bounding the latency of end-to-end communication across a network. Our clock-driven real-time switching algorithm is throughput-optimal with a bounded worst-case delay for all feasible traffic. Associated heuristics can verify whether the timing constraints of an avionics network are met, after new features have caused traffic to increase, and then search for alternative network configurations if necessary. We show how these heuristics cope with changes to an example environmental monitoring architecture within an avionics system that incorporates our switch. Our approach to analysis can be used to determine, quickly but rigorously, which system architecture meet timing constraints; and it allows the system architect to manage the cascading effects of component changes in a comprehensive manner. © 2011 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.title | Limiting worst-case end-to-end latency when traffic increases in a switched avionics network | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kang, Kyungtae | - |
dc.identifier.doi | 10.1109/RTCSA.2011.9 | - |
dc.identifier.scopusid | 2-s2.0-84855565535 | - |
dc.identifier.wosid | 000410200400032 | - |
dc.identifier.bibliographicCitation | Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011, pp.285 - 294 | - |
dc.relation.isPartOf | Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011 | - |
dc.citation.title | Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011 | - |
dc.citation.startPage | 285 | - |
dc.citation.endPage | 294 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 3 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | other | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Theory & Methods | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | Alternative network | - |
dc.subject.keywordPlus | Avionics systems | - |
dc.subject.keywordPlus | Cascading effects | - |
dc.subject.keywordPlus | End-to-End communication | - |
dc.subject.keywordPlus | End-to-end latency | - |
dc.subject.keywordPlus | Environmental Monitoring | - |
dc.subject.keywordPlus | Real-time switching | - |
dc.subject.keywordPlus | Recertification | - |
dc.subject.keywordPlus | System architects | - |
dc.subject.keywordPlus | System architectures | - |
dc.subject.keywordPlus | Timing constraints | - |
dc.subject.keywordPlus | Avionics | - |
dc.subject.keywordPlus | Embedded systems | - |
dc.subject.keywordPlus | Network architecture | - |
dc.subject.keywordPlus | Timing circuits | - |
dc.subject.keywordPlus | Switching circuits | - |
dc.subject.keywordAuthor | Environmental Monitoring | - |
dc.subject.keywordAuthor | Cascading effects | - |
dc.subject.keywordAuthor | System architects | - |
dc.subject.keywordAuthor | Network architecture | - |
dc.subject.keywordAuthor | Avionics | - |
dc.subject.keywordAuthor | Switching circuits | - |
dc.subject.keywordAuthor | End-to-end latency | - |
dc.subject.keywordAuthor | Timing circuits | - |
dc.subject.keywordAuthor | Embedded systems | - |
dc.subject.keywordAuthor | End-to-End communication | - |
dc.subject.keywordAuthor | Avionics systems | - |
dc.subject.keywordAuthor | Timing constraints | - |
dc.subject.keywordAuthor | Recertification | - |
dc.subject.keywordAuthor | Rea | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/6029839 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.