On-Chip Support for NoC-Based SoC Debugging
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yi, Hyunbean | - |
dc.contributor.author | Park, Sungju | - |
dc.contributor.author | Kundu, Sandip | - |
dc.date.accessioned | 2021-06-23T13:03:48Z | - |
dc.date.available | 2021-06-23T13:03:48Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 2010-07 | - |
dc.identifier.issn | 1549-8328 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/39680 | - |
dc.description.abstract | This paper presents a design-for-debug (DfD) technique for network-on-chip (NoC)-based system-on-chips (SoCs). We present a test wrapper and, a test and debug interface unit. They enable data transfer between a tester/debugger and a core-under-test (CUT) or -debug (CUD) through the available NoC to facilitate test and debug. We also present a novel core debug supporting logic to enable transaction-and scan-based debug operations. The basic operations supported by our scheme include event processing, stop/run/single-step and selective storage of debug information such as current state, time, and debug event indication. This allows internal visibility and control into core operations. Experimental results show that single and multiple stepping through transactions are feasible with moderately low area overhead. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | On-Chip Support for NoC-Based SoC Debugging | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Sungju | - |
dc.identifier.doi | 10.1109/TCSI.2009.2034887 | - |
dc.identifier.scopusid | 2-s2.0-77954864219 | - |
dc.identifier.wosid | 000282562000019 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.57, no.7, pp.1608 - 1617 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | - |
dc.citation.volume | 57 | - |
dc.citation.number | 7 | - |
dc.citation.startPage | 1608 | - |
dc.citation.endPage | 1617 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordAuthor | Design-for-debug (DfD) | - |
dc.subject.keywordAuthor | design-for-testability (DfT) | - |
dc.subject.keywordAuthor | digital system testing | - |
dc.subject.keywordAuthor | network-on-chip (NoC) | - |
dc.subject.keywordAuthor | system-on-chip (SoC) | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/5371852 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.