시간제약이 있는 정보처리시스템의 성능분석 모형
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 허선 | - |
dc.contributor.author | 주국선 | - |
dc.contributor.author | 정석윤 | - |
dc.contributor.author | 윤주덕 | - |
dc.date.accessioned | 2021-06-23T14:02:48Z | - |
dc.date.available | 2021-06-23T14:02:48Z | - |
dc.date.issued | 2010-06 | - |
dc.identifier.issn | 1225-0988 | - |
dc.identifier.issn | 2234-6457 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/40246 | - |
dc.description.abstract | In this paper, we consider the information processing system, which organizes the collected data to meaningful information when the number of data collected from multiple sources reaches to a predetermined number, and performs any action by processing the collected data, or transmits to other devices or systems. We derive an analytical model to calculate the time until it takes to process information after starting to collect data. Therefore, in order to complete the processing data within certain time constraints, we develop some design criteria to control various parameters of the information processing system. Also, we analyze the discrete time model for packet switching networks considering data with no particular arrival nor drop pattern. We analyze the relationship between the number of required packets and average information processing time through numerical examples. By this, we show that the proposed model is able to design the system to be suitable for user’s requirements being complementary the quality of information and the information processing time in the system with time constraints. | - |
dc.format.extent | 8 | - |
dc.language | 한국어 | - |
dc.language.iso | KOR | - |
dc.publisher | 대한산업공학회 | - |
dc.title | 시간제약이 있는 정보처리시스템의 성능분석 모형 | - |
dc.title.alternative | A Model for Performance Analysis of the Information Processing System with Time Constraint | - |
dc.type | Article | - |
dc.publisher.location | 대한민국 | - |
dc.identifier.bibliographicCitation | 대한산업공학회지, v.36, no.2, pp 138 - 145 | - |
dc.citation.title | 대한산업공학회지 | - |
dc.citation.volume | 36 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 138 | - |
dc.citation.endPage | 145 | - |
dc.identifier.kciid | ART001446452 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | kci | - |
dc.subject.keywordAuthor | Information Processing System | - |
dc.subject.keywordAuthor | Information Processing Time | - |
dc.subject.keywordAuthor | Markov Chain | - |
dc.subject.keywordAuthor | Time Constraint | - |
dc.subject.keywordAuthor | Packet Switching Networks | - |
dc.identifier.url | https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE01906312 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.