Effect of Parasitic Resistance and Capacitance on Performance of InGaAs HEMT Digital Logic Circuits
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Oh, Saeroonter | - |
dc.contributor.author | Wong, H. -S. Philip | - |
dc.date.accessioned | 2021-06-23T15:39:41Z | - |
dc.date.available | 2021-06-23T15:39:41Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 2009-05 | - |
dc.identifier.issn | 0018-9383 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/41272 | - |
dc.description.abstract | In this brief, the impact of parasitic resistance and capacitance on InGaAs HEMT digital logic circuits is investigated via device simulations and circuit analysis. We present the correlation between device geometry and circuit delay for various structural scenarios. When the gate-to-S/D contact distance L-sg is scaled down to logic device standards, high integration density and additional circuit performance can be expected as compared with experimental devices that are demonstrated to date. This brief highlights the importance of engineering the device structure outside the channel region to achieve high device performance and device density. Scaled InGaAs HEMTs show superior performance over experimental devices and 27% less power consumption for the same circuit-speed constraint. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Effect of Parasitic Resistance and Capacitance on Performance of InGaAs HEMT Digital Logic Circuits | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Oh, Saeroonter | - |
dc.identifier.doi | 10.1109/TED.2009.2016027 | - |
dc.identifier.scopusid | 2-s2.0-67349139272 | - |
dc.identifier.wosid | 000265712400063 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON ELECTRON DEVICES, v.56, no.5, pp.1161 - 1164 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON ELECTRON DEVICES | - |
dc.citation.title | IEEE TRANSACTIONS ON ELECTRON DEVICES | - |
dc.citation.volume | 56 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 1161 | - |
dc.citation.endPage | 1164 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | OHMIC CONTACTS | - |
dc.subject.keywordPlus | HIGH-SPEED | - |
dc.subject.keywordPlus | TRANSISTORS | - |
dc.subject.keywordPlus | GE | - |
dc.subject.keywordAuthor | Circuit delay | - |
dc.subject.keywordAuthor | device-pitch scaling | - |
dc.subject.keywordAuthor | digital logic circuit | - |
dc.subject.keywordAuthor | high-electron mobility transistor (HEMT) | - |
dc.subject.keywordAuthor | InGaAs/InAlAs | - |
dc.subject.keywordAuthor | parasitic capacitance | - |
dc.subject.keywordAuthor | series resistance | - |
dc.subject.keywordAuthor | III-V | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/4806096 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.