Class-D audio amplifier using 1-bit fourth-order delta-sigma modulation
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kang, Kyoungsik | - |
dc.contributor.author | Roh, Jeongjin | - |
dc.contributor.author | Choi, Youngkil | - |
dc.contributor.author | Roh, Hyungdong | - |
dc.contributor.author | Nam, Hyunsuk | - |
dc.contributor.author | Lee, Songjun | - |
dc.date.accessioned | 2021-06-23T17:06:53Z | - |
dc.date.available | 2021-06-23T17:06:53Z | - |
dc.date.issued | 2008-08 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.issn | 1558-3791 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/42265 | - |
dc.description.abstract | We present the design of a single-chip delta-sigma (DeltaSigma) modulation-based class-D amplifier for driving headphones in portable audio applications. The presented class-D amplifier generates output pulse signals using a single-bit fourth-order high-performance DeltaSigma modulator. To achieve a high signal-to-noise ratio and ensure system stability for a large input range, the locations of the modulator loop filter poles and zeros are optimized and thoroughly simulated. The test chip is fabricated using a standard 0.18-mum CMOS process. The active area of the chip is 1.6 mm 2 . It operates for the signal bandwidth from 20 Hz to 20 kHz. The measured total harmonic distortion plus noise at the 32-Omega load terminal is 0.022% from a single 3-V power supply. | - |
dc.format.extent | 5 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Class-D audio amplifier using 1-bit fourth-order delta-sigma modulation | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/TCSII.2008.922457 | - |
dc.identifier.scopusid | 2-s2.0-50549100714 | - |
dc.identifier.wosid | 000258868600004 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.55, no.8, pp 728 - 732 | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 55 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 728 | - |
dc.citation.endPage | 732 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | HIGH-EFFICIENCY | - |
dc.subject.keywordAuthor | Class-D amplifier | - |
dc.subject.keywordAuthor | delta-sigma (ΔΣ) modulator | - |
dc.subject.keywordAuthor | power switching | - |
dc.subject.keywordAuthor | pulsewidth modulation (PWM) | - |
dc.subject.keywordAuthor | signal-to-noise ratio (SNR) | - |
dc.subject.keywordAuthor | total harmonic distortion plus noise (THD+N) | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/4570198 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.