시간 제약 조건하에서 상위 수준 합성을 위한 효율적인 스케줄링 기법
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 신현철 | - |
dc.date.accessioned | 2021-06-23T17:38:31Z | - |
dc.date.available | 2021-06-23T17:38:31Z | - |
dc.date.created | 2021-02-18 | - |
dc.date.issued | 2008-06 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/42386 | - |
dc.description.abstract | Modern VLSI designs get increasingly complex and time-to-market constraints get tighter. Using high level languages is one of the most promising solutions for improving design productivity by raising the level of abstraction. In high level synthesis process, most important step is scheduling. In this paper, we propose fast and efficient scheduling method under timing constraint based on list scheduling. Experimental results on well known data path intensive designs show fast execution times (less than 0.5 sec) and similar results when compared to optimal solutions [1]. | - |
dc.publisher | 대한전자공학회 | - |
dc.title | 시간 제약 조건하에서 상위 수준 합성을 위한 효율적인 스케줄링 기법 | - |
dc.title.alternative | An Efficient Scheduling Technique for High Level Synthesis under Timing Constraints | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | 신현철 | - |
dc.identifier.bibliographicCitation | 2008 대한전자공학회 하계학술대회 | - |
dc.relation.isPartOf | 2008 대한전자공학회 하계학술대회 | - |
dc.citation.title | 2008 대한전자공학회 하계학술대회 | - |
dc.type.rims | ART | - |
dc.description.journalClass | 3 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.