Formation principle of interfacial voids in a porous anodic alumina template on a Si wafer
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seo, Hong-Seok | - |
dc.contributor.author | Jee, Sang-Won | - |
dc.contributor.author | Lee, Jung-Ho | - |
dc.date.accessioned | 2021-06-23T19:01:59Z | - |
dc.date.available | 2021-06-23T19:01:59Z | - |
dc.date.issued | 2007-12 | - |
dc.identifier.issn | 0374-4884 | - |
dc.identifier.issn | 1976-8524 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/43196 | - |
dc.description.abstract | A porous anodic alumina (PAA) template on a Si wafer enables high-density, size-controlled nanowire arrays, which are then vertically integrated over wafer-scale areas to fabricate nanodevices, such as field-effect-transistors and sensors. The presence of interfacial voids between the alumina film and the Si substrate has been reported, but the principle of void formation remains poorly understood. We report that the alumina transformation of the Al metal remaining when the barrier layer of nanopores touches the substrate nucleates the interfacial voids so as to accommodate the stresses of volume expansion without devastating the pore arrays. | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | 한국물리학회 | - |
dc.title | Formation principle of interfacial voids in a porous anodic alumina template on a Si wafer | - |
dc.type | Article | - |
dc.publisher.location | 대한민국 | - |
dc.identifier.doi | 10.3938/jkps.51.1863 | - |
dc.identifier.scopusid | 2-s2.0-38349164372 | - |
dc.identifier.wosid | 000251680700001 | - |
dc.identifier.bibliographicCitation | Journal of the Korean Physical Society, v.51, no.6, pp L1863 - L1866 | - |
dc.citation.title | Journal of the Korean Physical Society | - |
dc.citation.volume | 51 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | L1863 | - |
dc.citation.endPage | L1866 | - |
dc.type.docType | Letter | - |
dc.identifier.kciid | ART001210373 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Physics, Multidisciplinary | - |
dc.subject.keywordPlus | FIELD-EFFECT TRANSISTOR | - |
dc.subject.keywordPlus | SILICON SUBSTRATE | - |
dc.subject.keywordPlus | NANOWIRE ARRAYS | - |
dc.subject.keywordPlus | OXIDE | - |
dc.subject.keywordPlus | NANOTEMPLATE | - |
dc.subject.keywordPlus | FABRICATION | - |
dc.subject.keywordPlus | ANODIZATION | - |
dc.subject.keywordPlus | INTEGRATION | - |
dc.subject.keywordPlus | FILMS | - |
dc.subject.keywordAuthor | aluminum | - |
dc.subject.keywordAuthor | anodization | - |
dc.subject.keywordAuthor | silicon | - |
dc.subject.keywordAuthor | nanopore array | - |
dc.subject.keywordAuthor | nanowire | - |
dc.subject.keywordAuthor | barrier layer | - |
dc.identifier.url | https://www.kci.go.kr/kciportal/ci/sereArticleSearch/ciSereArtiView.kci?sereArticleSearchBean.artiId=ART001210373 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.