An efficient link controller for test access to IP core-based embedded system chips
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Song, Jaehoon | - |
dc.contributor.author | Yi, Hyunbean | - |
dc.contributor.author | Han, Juhee | - |
dc.contributor.author | Park, Sungju | - |
dc.date.accessioned | 2021-06-23T20:43:59Z | - |
dc.date.available | 2021-06-23T20:43:59Z | - |
dc.date.issued | 2007-08 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/44362 | - |
dc.description.abstract | It becomes crucial to test and verify embedded hardware systems precisely and efficiently. For an embedded System-on-a-Chip (SoC) comprised of multiple IP cores, various design techniques have been proposed to provide diverse test access link configurations. In this paper, a Flag-based Wrapped Core Link Controller (FWCLC) is introduced to enable efficient accessibility to embedded cores as well as seamless integration of IEEE 1149.1 TAP'd cores and IEEE 1500 wrapped cores. Compared with other state-of-the-art techniques, our technique requires no modification on each core, less area overhead, and provides more diverse link configurations for design-for-debug as well as design-for-test. © Springer-Verlag Berlin Heidelberg 2007. | - |
dc.format.extent | 12 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Springer | - |
dc.title | An efficient link controller for test access to IP core-based embedded system chips | - |
dc.type | Article | - |
dc.publisher.location | 독일 | - |
dc.identifier.scopusid | 2-s2.0-38049069379 | - |
dc.identifier.wosid | 000249815200013 | - |
dc.identifier.bibliographicCitation | Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings, pp 139 - 150 | - |
dc.citation.title | Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings | - |
dc.citation.startPage | 139 | - |
dc.citation.endPage | 150 | - |
dc.type.docType | Conference Paper | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Theory & Methods | - |
dc.subject.keywordPlus | Embedded systems | - |
dc.subject.keywordPlus | Microprocessor chips | - |
dc.subject.keywordPlus | Systems analysis | - |
dc.subject.keywordPlus | Boundary scan | - |
dc.subject.keywordPlus | Embedded cores | - |
dc.subject.keywordPlus | SoC testing | - |
dc.subject.keywordPlus | Test access Mechanism | - |
dc.subject.keywordPlus | Control equipment | - |
dc.subject.keywordAuthor | Boundary scan | - |
dc.subject.keywordAuthor | Embedded system | - |
dc.subject.keywordAuthor | SoC testing | - |
dc.subject.keywordAuthor | Test access Mechanism | - |
dc.subject.keywordAuthor | Wrapper | - |
dc.identifier.url | https://link.springer.com/chapter/10.1007/978-3-540-74309-5_15 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.