Analytical Test Buffer Design For Differential Signaling I/O Buffers by Error Syndrome Analysis
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 백상현 | - |
dc.date.accessioned | 2021-06-23T23:39:56Z | - |
dc.date.available | 2021-06-23T23:39:56Z | - |
dc.date.created | 2021-02-18 | - |
dc.date.issued | 2005-03 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/46062 | - |
dc.description.abstract | This paper presents a novel Input Test Buffer design methodology that is used for testing the differential signaling interconnects. The input test buffer is aimed to detect hardware failures in differential electrical connections. The input test buffer can also be used to check the differential signal`s connectivity such as, diagnosing the cable connections, detecting off-lined or un-powered connections. The strategy employed here is to analyze the fault syndromes instead of enumerating the defects to achieve high fault coverage. This analysis leads to defining the key design components comprising of an Analog Null Detector that detects and preserves the fault information in the signal, and several digital engines that process this signal. Preserving the fault information is crucial, as the differential IOs are robust enough to mask the defective signal. The functionality of the test buffer is clearly defined such that the user can customize it to a specific IO technology. The impact on performance and area are negligible. The proposed input test buffer design was implemented and verified in designs using regular CML differential input buffers in the 0.13μm process. The results demonstrate comprehensive coverage for catastrophic defects. The fault detection capability is demonstrated through Spice based fault simulations. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Analytical Test Buffer Design For Differential Signaling I/O Buffers by Error Syndrome Analysis | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | 백상현 | - |
dc.identifier.doi | 10.1109/TVLSI.2004.842899 | - |
dc.identifier.scopusid | 2-s2.0-15844376334 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, pp.1 - 14 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 14 | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | differential input/output (I/Os) | - |
dc.subject.keywordAuthor | fault | - |
dc.subject.keywordAuthor | high speed-interconnect | - |
dc.subject.keywordAuthor | input test buffer | - |
dc.subject.keywordAuthor | test | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/1406043/ | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.