A new synthesis technique of sequential circuits for low power and testing
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cho, Sangwook | - |
dc.contributor.author | Park, Sungju | - |
dc.date.accessioned | 2021-06-24T00:41:15Z | - |
dc.date.available | 2021-06-24T00:41:15Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 2004-02 | - |
dc.identifier.issn | 1567-1739 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/46620 | - |
dc.description.abstract | The state assignment for a finite state machine greatly affects the delay, area, power dissipation, and testabilities of the sequential circuits. In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. By the m-block partition algorithm, the dependencies among groups of state variables are minimized and switching activity is further reduced by assigning the codes of the states in the same group considering the state transition probability among the states. In the sequel the length and number of feedback cycles are reduced with minimal switching activity on the state variables. It is inherently contradictory problem to optimize the testability and power consumption simultaneously, however our new state assignment technique is able to achieve high fault coverage with less number of scan flip-flops by reducing the number of feedback cycles while the power consumption is kept low upon the low switching activities among state variables. Experiment shows significant improvement in power dissipation with comparable testabilities for benchmark circuits. (C) 2003 Elsevier B.V. All rights reserved. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | ELSEVIER SCIENCE BV | - |
dc.title | A new synthesis technique of sequential circuits for low power and testing | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Sungju | - |
dc.identifier.doi | 10.1016/j.cap.2003.09.017 | - |
dc.identifier.scopusid | 2-s2.0-0742271945 | - |
dc.identifier.wosid | 000189287700013 | - |
dc.identifier.bibliographicCitation | CURRENT APPLIED PHYSICS, v.4, no.1, pp.83 - 86 | - |
dc.relation.isPartOf | CURRENT APPLIED PHYSICS | - |
dc.citation.title | CURRENT APPLIED PHYSICS | - |
dc.citation.volume | 4 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 83 | - |
dc.citation.endPage | 86 | - |
dc.type.rims | ART | - |
dc.type.docType | Article; Proceedings Paper | - |
dc.identifier.kciid | ART000969267 | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.description.journalRegisteredClass | other | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | STATE ASSIGNMENT | - |
dc.subject.keywordAuthor | state assignment | - |
dc.subject.keywordAuthor | testability | - |
dc.subject.keywordAuthor | low power | - |
dc.subject.keywordAuthor | test synthesis | - |
dc.subject.keywordAuthor | scan design | - |
dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S1567173903001457?via%3Dihub | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.