Hierarchy restructuring for hierarchical LVS comparison
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Wonjong | - |
dc.contributor.author | Shin, Hyunchul | - |
dc.date.accessioned | 2021-06-24T01:08:18Z | - |
dc.date.available | 2021-06-24T01:08:18Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 1999 | - |
dc.identifier.issn | 1065-514X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/47007 | - |
dc.description.abstract | A new hierarchical layout vs. schematic (LVS) comparison system for layout verification has been developed. The schematic hierarchy is restructured to remove ambiguities for consistent hierarchical matching. Then the circuit hierarchy is reconstructed from the layout netlist by using a modified SubGemini algorithm recursively in bottom-up fashion. For efficiency, simple gates are found by using a fast rule-based pattern matching algorithm during preprocessing. Experimental results show that our hierarchical netlist comparison technique is effective and efficient in CPU time and in memory usage, especially when the circuit is large and hierarchically structured. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | HINDAWI LTD | - |
dc.title | Hierarchy restructuring for hierarchical LVS comparison | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Shin, Hyunchul | - |
dc.identifier.doi | 10.1155/1999/50892 | - |
dc.identifier.scopusid | 2-s2.0-0347238433 | - |
dc.identifier.wosid | 000087565100009 | - |
dc.identifier.bibliographicCitation | VLSI DESIGN, v.10, no.1, pp.117 - 125 | - |
dc.relation.isPartOf | VLSI DESIGN | - |
dc.citation.title | VLSI DESIGN | - |
dc.citation.volume | 10 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 117 | - |
dc.citation.endPage | 125 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.subject.keywordAuthor | LVS | - |
dc.subject.keywordAuthor | layout | - |
dc.subject.keywordAuthor | schematic | - |
dc.subject.keywordAuthor | comparison | - |
dc.subject.keywordAuthor | verification | - |
dc.identifier.url | https://www.hindawi.com/journals/vlsi/1999/050892/ | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.