Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

InGaAs/Si Heterojunction Tunneling Field-Effect Transistor on Silicon Substrate

Full metadata record
DC Field Value Language
dc.contributor.authorYun Woo, Sung-
dc.contributor.authorJun Yoon, Young-
dc.contributor.authorHwa Seo, Jae-
dc.contributor.authorMin Yoo, Gwan-
dc.contributor.authorCho, Seongjae-
dc.contributor.authorMan Kang, In-
dc.date.available2020-02-28T16:47:03Z-
dc.date.created2020-02-06-
dc.date.issued2014-07-
dc.identifier.issn1745-1353-
dc.identifier.urihttps://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/12494-
dc.description.abstractIn this work, a gate-all-around (GAA) tunneling field-effect transistor (TFET) with InGaAs/Si heterojunction for high-performance and low-standby power operations is studied. Gallium (Ga) compositon (x) in In1-xGaxAs source substantially affects the physical properties related with device performances including lattice constant, bandgap energy, effective tunneling mass, channel mobility, and others. Thus, it is worthy investigating the effect of Ga fraction on performances of the proposed heterojunction TFET. For this goal, the device design and its performance evaluation are carried out by technology computer-aided design (TCAD). Direct-current (DC) performances are investigated in terms of on-state current (I-on), off-state current (I-off), current ratio (I-on/I-off), and subthreshold swing (S). Furthermore, it is shown that the device with an n-type Si insertion layer between source and channel demonstrates the enhanced DC characteristics.-
dc.language영어-
dc.language.isoen-
dc.publisherIEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG-
dc.relation.isPartOfIEICE TRANSACTIONS ON ELECTRONICS-
dc.subjectPERFORMANCE-
dc.subjectDESIGN-
dc.subjectSIMULATION-
dc.subjectFETS-
dc.titleInGaAs/Si Heterojunction Tunneling Field-Effect Transistor on Silicon Substrate-
dc.typeArticle-
dc.type.rimsART-
dc.description.journalClass1-
dc.identifier.wosid000342731800008-
dc.identifier.doi10.1587/transele.E97.C.677-
dc.identifier.bibliographicCitationIEICE TRANSACTIONS ON ELECTRONICS, v.E97C, no.7, pp.677 - 682-
dc.identifier.scopusid2-s2.0-84904666879-
dc.citation.endPage682-
dc.citation.startPage677-
dc.citation.titleIEICE TRANSACTIONS ON ELECTRONICS-
dc.citation.volumeE97C-
dc.citation.number7-
dc.contributor.affiliatedAuthorCho, Seongjae-
dc.type.docTypeArticle-
dc.subject.keywordAuthorInGaAs/Si heterojunction-
dc.subject.keywordAuthorgate-all-around (GAA)-
dc.subject.keywordAuthortunneling field-effect transistor (TFET)-
dc.subject.keywordAuthorand tunneling-boost n-layer-
dc.subject.keywordPlusPERFORMANCE-
dc.subject.keywordPlusDESIGN-
dc.subject.keywordPlusSIMULATION-
dc.subject.keywordPlusFETS-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
Files in This Item
There are no files associated with this item.
Appears in
Collections
IT융합대학 > 전자공학과 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Cho, Seong Jae photo

Cho, Seong Jae
IT (Major of Electronic Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE